

# LM3526 Dual Port USB Power Switch and Over-Current Protection

Check for Samples: LM3526

## **FEATURES**

- Compatible with USB1.1 and USB 2.0
- 1 ms Fault Flag Delay Filters Hot-Plug Events
- **Smooth Turn-on Eliminates In-rush Induced** Voltage Drop
- UL Recognized Component: REF# 205202
- **1A Nominal Short Circuit Output Current Protects PC Power Supplies**
- Thermal Shutdown Protects Device in Direct **Short Condition**
- 500mA Minimum Continuous Load Current
- Small SOIC-8 package minimizes board space .
- 2.7V to 5.5V Input Voltage Range
- 140 mΩ Max. Switch Resistance
- 1 µA Max. Standby Current
- 200 µA Max. Operating Current
- Under-voltage Lockout (UVLO)

## APPLICATIONS

- Universal Serial Bus (USB) Root Hubs including Desktop and Notebook PC
- **USB Monitor Hubs**
- **Other Self-Powered USB Hub Devices**
- **High Power USB Devices Requiring In-rush** Limiting
- **General Purpose High Side Switch** Applications

## DESCRIPTION

The LM3526 provides Universal Serial Bus standard power switch and over-current protection for all host port applications. The dual port device is ideal for Notebook and desktop PC's that supply power to more than one port.

A 1 ms delay on the fault flag output prevents erroneous overcurrent reporting caused by in-rush currents during hot-plug events.

The dual stage thermal protection circuit in the LM3526 provides individual protection to each switch and the entire device. In a short-circuit/over-current event, the switch dissipating excessive heat is turned off, allowing the second switch to continue to function uninterrupted.

The LM3526 accepts an input voltage between 2.7V and 5.5V allowing use as a device-based in-rush current limiter for 3.3V USB peripherals, as well as Root and Self-Powered Hubs at 5.5V. The Enable inputs accept both 3.3V and 5.0V logic thresholds.

The small size, low R<sub>ON</sub>, and 1 ms fault flag delay make the LM3526 a good choice for root hubs as well as per-port power control in embedded and standalone hubs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## LM3526

#### SNVS054E -FEBRUARY 2000-REVISED MARCH 2013




www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **Typical Operating Circuit and Connection Diagram**





#### www.ti.com

#### Absolute Maximum Ratings<sup>(1)(2)</sup>

Supply Voltage	-0.3V to 6V
Output Voltage	-0.3V to 6V
Voltage at All Other Pins	-0.3V to 5.5V
Power Dissipation $(T_A = 25^{\circ}C)^{(3)}$	700 mW
T <sub>JMAX</sub> <sup>(3)</sup>	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub> (Maximum junction temperature), θ<sub>JA</sub> (junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, which ever is lower. θ<sub>JA</sub> = 150°C/W.

#### **Operating Ratings**

Supply Voltage Range	2.7V to 5.5V
Operating Ambient Range	-40°C to 85°C
Operating Junction Temperature Range	-40°C to 125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 5 seconds)	260°C
ESD Rating <sup>(1)</sup>	2kV
ESD Rating Output Only	8kV

(1) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Enable pin ESD threshold is 1.7kV.

## **DC Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 5.0$ V,  $V_{\overline{EN}} = 0$ V (LM3526-L) or  $V_{EN} = V_{IN}$  (LM3526-H).

Symbol Parameter		Conditions	Min	Тур	Max	Units
D	On Registeres	$V_{IN} = 5V$ , $I_{OUT} = 500$ mA, each switch		100	140	
R <sub>ON</sub> On Resistance		$V_{IN}$ = 2.7V, $I_{OUT}$ = 500mA, each switch		110	180	mΩ
I <sub>OUT</sub>	OUT pins continuous output current	Each Output	0.5			A
I <sub>SC</sub>	Short Circuit Output Current	Each Output (enable into Load) <sup>(1)</sup>				А
		$V_{OUT} = 4.0V$	0.5	1.2	1.9	
		$V_{OUT} = 0.1V$		1	1.5	
OC <sub>THRESH</sub>	Over-current Threshold			2.2	3.2	А
I <sub>LEAK</sub>	OUT pins Output Leakage Current	$V_{EN} = V_{IN} (LM3526-L)$ $V_{EN} = 0V (LM3526-H)$		0.01	10	μA
		$I_{FO} = 10 \text{ mA}, V_{IN} = 5.0 \text{V}$		10	25	
R <sub>FO</sub>	FLAG Output Resistance	$I_{FO} = 10 \text{ mA}, V_{IN} = 3.3 \text{V}$		11	35	Ω
		I <sub>FO</sub> = 10 mA, V <sub>IN</sub> = 2.7V		12	40	
I <sub>EN</sub>	EN/EN Leakage Current	$V_{\overline{EN}}/V_{EN} = 0V$ or $V_{\overline{EN}}/V_{EN} = V_{IN}$	-0.5		0.5	μA
V <sub>IH</sub>	EN/EN Input Logic High	See <sup>(2)</sup>	2.4	1.9		V
V <sub>IL</sub>	EN/EN Input Logic Low	See <sup>(2)</sup>		1.7	0.8	V
V <sub>UVLO</sub>	Under-Voltage Lockout Threshold			1.8		V
IDDOFF	Supply Current	Switch-Off −40°C ≤ T <sub>J</sub> ≤ 85°C		0.2	1 <b>2</b>	μA
IDDON	Supply Current	Switch-On		115	200	μA
Th <sub>SD</sub>	Over-temperature Shutdown Threshold	$T_J$ Increasing, with no shorted output $T_J$ Increasing, with shorted output (s) $T_J$ Decreasing <sup>(1)</sup>		150 145 135		°C

(1) Thermal Shutdown will protect the device from permanent damage.

(2) For LM3526-L, OFF is EN ≥ 2.4V and ON is EN ≤ 0.8V. For LM3526-H, OFF is EN ≤ 0.8V and ON is EN ≥ 2.4V.

Copyright © 2000–2013, Texas Instruments Incorporated

STRUMENTS

XAS

### **DC Electrical Characteristics (continued)**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 5.0$ V,  $V_{\overline{EN}} = 0$ V (LM3526-L) or  $V_{EN} = V_{IN}$  (LM3526-H).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>FH</sub>	Error Flag Leakage Current	$V_{flag} = 5V$		0.01	1	μA

## **AC Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}C$ , and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 5.0V$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tr	OUT Rise Time	$R_L = 10\Omega$		100		μs
t <sub>f</sub>	OUT Fall Time	$R_L = 10\Omega$		5		μs
t <sub>ON</sub>	Turn on Delay, EN to OUT	$R_L = 10\Omega$		150		μs
t <sub>OFF</sub>	Turn off Delay, EN to OUT	$R_L = 10\Omega$		5		μs
t <sub>oc</sub>	Over Current Flag Delay	R <sub>L</sub> = 0		1		ms

## TYPICAL APPLICATION CIRCUIT

#### **PIN DESCRIPTIONS**

Pin Number	mber Pin Name Pin Function						
1, 4	ENA, ENB (LM3526-L) ENA, ENB (LM3526-H)	Enable (Input): Logic-compatible enable inputs.					
2, 3	FLAG A FLAG B	Fault Flag (Output): Active-low, open-drain outputs. Indicates overcurrent, UVLO or thermal shutdown. *See Application Information for more information.					
6	GND	Ground					
7	IN	Supply Input: This pin is the input to the power switch and the supply voltage for the IC.					
8, 5	OUT A OUT B	Switch Output: These pins are the outputs of the high side switch.					







Figure 3. Typical Application Circuit








R<sub>ON</sub> vs




www.ti.com






#### SNVS054E - FEBRUARY 2000-REVISED MARCH 2013









Thermal Shutdown Response (See Notes)





Figure 19.





### FUNCTIONAL DESCRIPTION

The LM3526-H and LM3526-L are high side P-Channel switches with active-high and active-low enable inputs, respectively. Fault conditions turn-off and inhibit turn-on of the output transistor and activate the open-drain error flag transistor sinking current to the ground.

### INPUT AND OUTPUT

IN (Input) is the power supply connection to the control circuitry and the source of the output MOSFET.

OUT (Output) is the connection to the drain of the output MOSFET. In a typical application circuit, current flows through the switch from IN to OUT towards the load.

If  $V_{OUT}$  is greater than  $V_{IN}$  when the switch is enabled, current will flow from OUT to IN since the MOSFET is bidirectional.

### THERMAL SHUTDOWN

The LM3526 is internally protected against excessive power dissipation by a two-stage thermal protection circuit. If the device temperature rises to approximately 145°C, the thermal shutdown circuitry turns off any switch that is current limited. Non-overloaded switches continue to function normally. If the die temperature rises above 150°C, both switches are turned off and both fault flag outputs are activated. Hysteresis ensures that a switch turned off by thermal shutdown will not be turned on again until the die temperature is reduced to 135°C. Shorted switches will continue to cycle off and on, due to the rising and falling die temperature, until the short is removed.

### UNDERVOLTAGE LOCKOUT

UVLO prevents the MOSFET switch from turning on until input voltage exceeds 1.8V (typical).

If input voltage drops below 1.8V (typical), UVLO shuts off the MOSFET switch and signals the fault flag. UVLO functions only when device is enabled.

### CURRENT LIMIT

The current limit circuit is designed to protect the system supply, the MOSFET switches and the load from damage caused by excessive currents. The current limit threshold is set internally to allow a minimum of 500 mA through the MOSFET but limits the output current to approximately 1.0A typical.

### FAULT FLAG

The fault flag is an open-drain output capable of sinking 10 mA load current to typically 100 mV above ground.

A parasitic diode exists between the flag pins and  $V_{IN}$  pin. Pulling the flag pins to voltages higher than  $V_{IN}$  will forward bias this diode and will cause an increase in supply current. This diode will also clamp the voltage on the flag pins to a diode drop above  $V_{IN}$ .

The fault flag is active (pulled low) when any of the following conditions are present: under-voltage, current limit, or thermal shutdown.

A 1ms (typ.) delay in reporting the fault condition prevents erroneous fault flags and eliminates the need for an external RC delay network.

#### **Application Information**

#### FILTERING

The USB specification indicates that "no less than 120  $\mu$ F tantalum capacitors" must be used on the output of each downstream port. This bulk capacitance provides the short-term transient current needed during a hot plugin. Current surges caused by the input capacitance of the down stream device could generate undesirable EMI signals. Ferrite beads in series with all power and ground lines are recommended to eliminate or significantly reduce EMI.

In selecting a ferrite bead, the DC resistance of the wire used must be kept to a minimum to reduce the voltage drop.



A 0.01  $\mu$ F ceramic capacitor is recommended on each port directly between the V<sub>bus</sub> and ground pins to prevent EMI damage to other components during the hot-detachment.

Adequate capacitance must be connected to the input of the device to limit the input voltage drop during a hotplug event to less than 330 mV. For a few tens of  $\mu$ s, the host must supply the in-rush current to the peripheral, charging its bulk capacitance to V<sub>bus</sub>. This current is initially supplied by the input capacitor. A 33  $\mu$ F 16V tantalum capacitor is recommended.

In choosing the capacitors, special attention must be paid to the Effective Series Resistance, ESR, of the capacitors to minimize the IR drop across the capacitor's ESR.

### SOFT START

To eliminate the upstream voltage droop caused by the high in-rush current drawn by the output capacitors, the maximum in-rush current is internally limited to 1.5A.

#### TRANSIENT OVER-CURRENT DELAY

High transient current is also generated when the switch is enabled and large values of capacitance at the output have to be rapidly charged. The in-rush currents created could exceed the short circuit current limit threshold of the device forcing it into the current limit mode. The capacitor is charged with the maximum available short circuit current set by the LM3526. The duration of the in-rush current depends on the size of the output capacitance and load current. Since this is not a valid fault condition, the LM3526 delays the generation of the fault flag for 1 ms. If the condition persists due to other causes such as a short, a fault flag is generated after a 1 ms delay has elapsed.

The LM3526's 1 ms delay in issuing the fault flag is adequate for most applications. If longer delays are required, an RC filter as shown in Figure 21 may be used.




Figure 21.


#### PCB LAYOUT CONSIDERATIONS

In order to meet the USB requirements for voltage drop, droop and EMI, each component used in this circuit must be evaluated for its contribution to the circuit performance. The PCB layout rules and guidelines must be followed.

- Place the switch as close to the USB connector as possible. Keep all  $V_{bus}$  traces as short as possible and use at least 50-mil, 1 ounce copper for all  $V_{bus}$  traces. Solder plating the traces will reduce the trace resistance.
- Avoid vias as much as possible. If vias are used, use multiple vias in parallel and/or make them as large as possible.
- Place the output capacitor and ferrite beads as close to the USB connector as possible.
- If ferrite beads are used, use wires with minimum resistance and large solder pads to minimize connection resistance.




www.ti.com






### **Typical Applications**












SNVS054E - FEBRUARY 2000 - REVISED MARCH 2013





Copyright © 2000–2013, Texas Instruments Incorporated

## **REVISION HISTORY**

Cł	Changes from Revision D (March 2013) to Revision E Page 10 Pag							
•	Changed layout of National Data Sheet to TI format	. 11						

www.ti.com



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM3526M-H	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	3526 M-H	
LM3526M-H/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3526 M-H	Samples
LM3526M-L	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	3526 M-L	
LM3526M-L/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3526 M-L	Samples
LM3526MX-H/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3526 M-H	Samples
LM3526MX-L	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125	3526 M-L	
LM3526MX-L/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	3526 M-L	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

1-Nov-2013

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3526MX-H/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM3526MX-L	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM3526MX-L/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3526MX-H/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM3526MX-L	SOIC	D	8	2500	367.0	367.0	35.0
LM3526MX-L/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated