

## Unit Loading/Fan Out

| Pin Names | Description | U.L. <br> HIGH/LOW | Input $\mathbf{I}_{\mathbf{I H}} / \mathbf{I}_{\mathbf{I L}}$ <br> Output $\mathbf{I}_{\mathbf{O H}} / \mathbf{I}_{\mathbf{O L}}$ |
| :--- | :--- | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Inputs | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| CP | Clock Pulse Input (Active LOW) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| $\overline{\mathrm{OE}}$ | 3-STATE Output Enable Input (Active LOW) | $1.0 / 1.0$ | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-STATE Outputs | $150 / 40(33.3)$ | $-3 \mathrm{~mA} / 24 \mathrm{~mA}(20 \mathrm{~mA})$ |

## Functional Description

The 74F574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{\mathrm{OE})}$ LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\mathrm{OE}}$ input does not affect the state of the flipflops.

Function Table

| Inputs |  |  | Internal | Outputs | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\text { OE }}$ | CP | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{O}$ |  |
| H | H | L | NC | Z | Hold |
| H | H | H | NC | Z | Hold |
| H | $\sim$ | L | L | Z | Load |
| H | $\sim$ | H | H | Z | Load |
| L | $\sim$ | L | L | L | Data Available |
| L | $\sim$ | H | H | H | Data Available |
| L | H | L | NC | NC | No Change in Data |
| L | H | H | NC | NC | No Change in Data |

L = LOW Voltage Level
$X=$ Immaterial
$Z=$ High Impedance
= LOW-to-HIGH Transition
NC = No Change

Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings(Note 1)

Storage Temperature
Ambient Temperature under Bias Junction Temperature under Bias $\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output

| in HIGH State (with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ ) |  |
| :--- | ---: |
| Standard Output | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ |
| 3-STATE Output | -0.5 V to +5.5 V |

Current Applied to Output
in LOW State (Max)
twice the rated $\mathrm{I}_{\mathrm{OL}}(\mathrm{mA})$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ -0.5 V to +7.0 V -0.5 V to +7.0 V -30 mA to +5.0 mA

$$
-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
$$

$$
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
$$

## Recommended Operating Conditions

| Free Air Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Supply Voltage | +4.5 V to +5.5 V |

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## DC Electrical Characteristics

| Symbol | Parameter | Min | Typ | Max | Units | $\mathrm{V}_{\text {cc }}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V |  | Recognized as a HIGH Signal |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.8 | V |  | Recognized as a LOW Signal |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -1.2 | V | Min | $\mathrm{l}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH $10 \% \mathrm{~V}_{\mathrm{CC}}$ <br> Voltage $10 \% \mathrm{~V}_{\mathrm{CC}}$ <br>  $5 \% \mathrm{~V}_{\mathrm{CC}}$ <br>  $5 \% \mathrm{~V}_{\mathrm{CC}}$ | $\begin{aligned} & 2.5 \\ & 2.4 \\ & 2.7 \\ & 2.7 \end{aligned}$ |  |  | V | Min | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage $\quad 10 \% V_{C C}$ |  |  | 0.5 | V | Min | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH <br> Current |  |  | 5.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
| $\mathrm{l}_{\mathrm{BVI}}$ | Input HIGH Current <br> Breakdown Test |  |  | 7.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |
| ICEX | Output HIGH <br> Leakage Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| $\overline{\mathrm{V}} \mathrm{ID}$ | Input Leakage <br> Test | 4.75 |  |  | V | 0.0 | $\mathrm{I}_{\mathrm{ID}}=1.9 \mu \mathrm{~A}$ <br> All Other Pins Grounded |
| Iod | Output Leakage Circuit Current |  |  | 3.75 | $\mu \mathrm{A}$ | 0.0 | $\mathrm{V}_{\text {IOD }}=150 \mathrm{mV}$ <br> All Other Pins Grounded |
| IL | Input LOW Current |  |  | -0.6 | mA | Max | $\mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}$ |
| Iozh | Output Leakage Current |  |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ |
| lozL | Output Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |
| los | Output Short-Circuit Current | -60 |  | -150 | mA | Max | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| lzz | Bus Drainage Test |  |  | 500 | $\mu \mathrm{A}$ | 0.0V | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |
| $\mathrm{l}_{\mathrm{CCz}}$ | Power Supply Current |  | 55 | 86 | mA | Max | $\mathrm{V}_{\mathrm{O}}=$ HIGH Z |


| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=\mathbf{0}^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $f_{\text {MAX }}$ | Maximum Clock Frequency | 100 |  |  | 60 |  | 70 |  | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & \hline 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 5.3 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\text {PZH }} \\ & \mathrm{t}_{\text {PZLL }} \end{aligned}$ | Output Enable Time | $\begin{aligned} & \hline 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \hline 5.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 9.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 10.5 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 10.0 \\ & 10.0 \end{aligned}$ |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLLZ}} \end{aligned}$ | Output Disable Time | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 6.5 \\ & 6.5 \end{aligned}$ | ns |

## AC Operating Requirements

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Set-up Time, HIGH or LOW | 2.5 |  | 3.0 |  | 2.5 |  |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  | 2.5 |  | 2.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  | 2.0 |  | 2.0 |  |  |
| $t_{H}(\mathrm{~L})$ | $\mathrm{D}_{\mathrm{n}}$ to CP | 2.0 |  | 2.0 |  | 2.0 |  |  |
| ${ }^{\text {tw }}$ (H) | CP Pulse Width | 5.0 |  | 5.0 |  | 5.0 |  |  |
| ${ }_{\text {t }}(\mathrm{L})$ | HIGH or LOW | 5.0 |  | 5.0 |  | 5.0 |  | ns |

Physical Dimensions inches (millimeters) unless otherwise noted


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Fairchild Semiconductor:
74F574SJX 74F574SCX 74F574SJ 74F574PC 74F574SC 74F574PC_Q 74F574SJ_Q

