

DESCRIPTION


These 8 Input Digital Multiplexers are the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S30 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the f output. With the INHIBIT input high, the f output is unconditionally low and the f output is unconditionally high. The 82S31 is a variation of the 82S30 that provides an open collector output f for expansion of input terms.

The 82S32 is similar to the 82S30 except in the effect of the INHIBIT input on the f output. With the INHIBIT low, the selected input appears at the f output and, in complement, on the f output. With the INHIBIT input high, both the f and the f output are unconditionally low.

PIN CONNECTIONS


Top View



FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- LOW CURRENT PNP INPUTS
- 82S30 REPLACES 9312 FOR HIGHER SPEED
- 82S31 HAS OPEN COLLECTOR OUTPUT
- 82S32 HAS DIRECT OUTPUT INHIBIT

LOGIC DIAGRAMS



D.C. ELECTRICAL CHARACTERISTICS Over Recommended Operating Temperature and Voltage

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN	TYP	MAX	UNITS	A ₁	A ₂	A ₃	INH	DATA INPUT I _n	OUTPUTS	
"1" Output Voltage (All outputs except \bar{f} of 82S31)	2.7			V	*	*	*	*		-1.0mA	6,10
"1" Output Leakage Current			250	μ A	*	*	*	*			
"0" Output Voltage			0.5	V	*	*	*	*		20mA	7,10
"1" Input Current			10	μ A	4.5V	4.5V	4.5V	4.5V	4.5V		
Inputs A _n , I _n , INH											
"0" Input Current			-400	μ A	0.5V	0.5V	0.5V	0.5V	0.5V		
A _n , I _n , INH											
Power Consumption/ Supply Current			325/62	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		9,11
Output Short Circuit Current											
Output \bar{f}	-40	-100		mA	0V	0V	0V	0V	4.5V	0V	9
Output \bar{f}	-40	-100		mA	0V	0V	0V	0V	0V	0V	9
Input Clamp Voltage	-1.2			V	-18 mA	-18 mA	-18 mA	-18 mA			

* See Truth Table for logical conditions.

A.C. ELECTRICAL CHARACTERISTICS T_A = 25°C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN	TYP	MAX	UNITS		
Propagation Delay (t _{on} , t _{off})						
Data, I _n to \bar{f}		7	10	ns		
82S30/32						
82S31		9	12	ns		
Address A _n to \bar{f}		14	17	ns		
82S30/32						
82S31		16	19	ns		
\bar{f} to \bar{f}		6	9	ns		
INH to \bar{f}		12	16	ns		
82S30/32						
82S31		14	18	ns		

Per Test Table
R_L = 280 Ω
C_L = 15pF

NOTES


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1"; "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- Refer to AC Test Figures.
- V_{CC} = 5.25V.
- By DC tests per the truth table, all inputs have guaranteed thresholds at 0.8V for logical "0" and 2.0V for logical "1".
- All I_n data inputs are at 0V.

TRUTH TABLE

ADDRESS			DATA INPUT										OUTPUTS		
A ₂	A ₁	A ₀	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀	INH	f	f	f	f
													82S30/ 31	82S32	
0	0	0	X	X	X	X	X	X	X	1	0	1	0	0	
0	0	1	X	X	X	X	X	X	1	X	0	1	0	0	
0	1	0	X	X	X	X	X	1	X	X	0	1	0	0	
0	1	1	X	X	X	X	1	X	X	X	0	1	0	0	
1	0	0	X	X	X	1	X	X	X	X	0	1	0	0	
1	0	1	X	X	1	X	X	X	X	X	0	1	0	0	
1	1	0	X	1	X	X	X	X	X	X	0	1	0	0	
1	1	1	1	X	X	X	X	X	X	X	0	1	0	0	
0	0	0	X	X	X	X	X	X	X	0	0	0	1	1	
0	0	1	X	X	X	X	X	X	0	X	0	0	1	1	
0	1	0	C	X	X	X	X	0	X	X	0	0	1	1	
0	1	1	X	X	X	X	0	X	X	X	0	0	1	1	
1	0	0	X	X	X	0	X	X	X	X	0	0	1	1	
1	0	1	X	X	0	X	X	X	X	X	0	0	1	1	
1	1	0	X	0	X	X	X	X	X	X	0	0	1	1	
1	1	1	0	X	X	X	X	X	X	X	0	0	1	1	
X	X	X	C	X	X	X	X	X	X	X	1	0	1	0	

X = don't care

AC TEST FIGURE AND WAVEFORMS



TEST TABLE

TEST NO.	INPUTS											OUTPUTS		
	A ₀	A ₁	A ₂	INH	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	F	F
1	PG	0	0	0	0	1	0	0	0	0	0	0	T	T
2	0	PG	0	0	0	0	1	0	0	0	0	0	T	
3	0	0	PG	0	0	0	0	1	0	0	0	0	T	
4	0	1	1	PG	0	0	0	0	0	1	0	0	T	
5	1	1	1	0	0	0	0	0	0	0	0	PG	T	

F₁ = V_{CC} = 2.7V, F₀ = GROUND

NOTE

- AC test jigs must not have any switches.
- AC test jigs must have less than 1.8 inch lead lengths from package pins.