PRELIMINARY

Z80 MICROCOMPUTER PERIPHERALS

OSTEK

MK3801

Serial Timer Interrupt Controller

FEATURES

- Full duplex USART with programmable DMA control signals
- □ Two binary delay timers

□ Two full feature timers with

- Delay to interrupt mode
- · Pulse width measurement mode
- Event counter mode
- □ Eight general purpose lines with
 - Full bi-directional I/O capability
 - Edge triggered interrupts on either edge
- Full control of each interrupt channel
 - Enable/disable
 - Maskable
 - Automatic end-of-interrupt mode
 - Software end-of-interrupt mode
- 2.5 and 4 MHz versions available now, with 6 MHz version to follow

INTRODUCTION

The MK3801 Z80 STI (Serial Timer Interrupt) is a multifunctional peripheral device for use in Z80 microprocessor based systems. It is designed to optimize current systems by reducing chip count and system costs. By providing a USART, four timers (two binary and two full function), and eight bi-directional I/O lines with individually programmable interrupts, the MK3801 can make substantial improvement to any Z80 based system.

Control and operation of the MK3801 are provided by 24 internal registers accessible by the Z80 bus. Sixteen of these registers are directly addressable and accessible; eight are indirectly addressable. Two of the four timers provide full service features, while the other two provide delay timer features only. Serial Communication is provided

TAO 40 🗆 V_{cc} RC 39 TBO 2 SI TC0 Г 3 38 TDO C 4 37 SO 36 TC TCLK 5 M1 6 35 A A RESET 34 7 Α. 10 C 8 33 A. 1 C 9 мкзво1 32 280-STI 31 12 10 WR 11 CE 13 30 RD 29 1 12 I₅ 13 28 D-I6 14 27 \Box D₆ 26 1, 115 IEI 16 25 D, INT 17 24 D D, IEO T 23 18 D, IORO 19 22 D, 20 21 V_{ss} [Do

by the USART, which is capable of either asynchronous or synchronous operation, optional sync word recognition and stripping, and programmable DMA control handshake lines. Eight bi-directional I/O lines provide parallel I/O capability and individually programmable interrupt capability. The interrupt structure of the device is fully programmable for all interrupts, provides for interrupt vector generation, conforms to the Z80 daisy chain interrupt functions for the Z80.

DEVICE PINOUT Figure 1

SIGNAL NAME	DESCRIPTION
V _{SS} V _{CC} CE RD	Ground -
V _{CC}	+5 volts (\pm 5 percent)
CE	Chip Enable (Input, active low)
RD	Read Enable (Input, active low)
WR	Write Enable (Input, active low)
A ₀ -A ₃	Address Inputs. Used to address one of the internal registers during a read or write operation
D ₀ -D ₇	Data Bus (bi-directional)
D ₀ -D ₇ RESET	Device Reset (negative true). When activated, all internal registers (except for Timer or USART Data registers) will be cleared, all timers stopped, USART turned off, all interrupts disabled and all pending interrupts cleared, and all I/O lines placed in tri-state input mode.
I ₀ -I ₇	General purpose I/O and interrupt lines
I <u>0-I7</u> INT	Interrupt Request (Output, active low, open drain)
IORQ	Input/Output Request from Z80-CPU (input, active low). The IORQ signal is used in conjunction with M1 to signal the MK3801 that the CPU is acknowledging its interrupt.
IEI	Interrupt Enable In, active High
IEO	Interrupt Enable Out, active High
SO E	Serial Output
SI	Serial Input
RC	Receiver Clock Input
ТС	Transmit Clock Input
TAO-TDO	Timer Outputs
TCLK	Timer Clock Input
M1	Z80 Machine Cycle One (negative true)

PIN DESCRIPTION

Figure 1 illustrates the pinout of the MK3801. The functions of these individual pins are described above.

INTERNAL ORGANIZATION

Figure 2 illustrates the MK3801 internal organization, which supports the full set of timing, communications, parallel I/O, and interrupt processing functions available in the device.

CPU BUS I/O

The CPU BUS I/O provides the means of communications between the system and the MK3801. Data, Status, and Control Registers in the MK3801 are accessed by the bus in order to establish device parameters, assert control, and transfer status and data between the system and the MK3801.

Each register in the MK3801 is addressed over the address bus in conjunction with Chip Enable (\overline{CE}), while data is transferred over the eight bit Data bus under control of Read (\overline{RD}) and Write (\overline{WR}) signals.

REGISTER ACCESSES

All register accesses are independent of any system clock. To read a register, both \overline{CE} and \overline{RD} must be active. The internal read control signal is essentially the combination of

both \overline{CE} and \overline{RD} active; thus the read operation will begin when the later of these two signals goes active and will end when the first signal goes inactive. The address bus must be stable prior to the start of the operation and must remain stable until the end of the operation. Unless a read operation or an interrupt acknowledge cycle is in progress, the data bus (D₀-D₇) will remain in the tri-state condition.


To write a register, both \overline{CE} and \overline{WR} must be active. The address must be stable prior to the start of the operation and must remain stable until the end of the operation. The data must be stable prior to the end of the operation and must remain stable until the end of the operation. The data presented on the bus will be latched into the register shortly after either \overline{WR} or \overline{CE} goes inactive.

INTERNAL REGISTERS

There are 24 internal registers used to control the operation of the STI. Sixteen of these registers are directly addressable and accessible. Eight registers are indirectly addressable via the Pointer/Vector Register and accessible via the Indirect Data Register.

DIRECTLY ADDRESSABLE REGISTERS

The Directly Addressable Registers are accessed by placing the address of the desired register on the address lines (A_0-A_3) during a write or read cycle. Figure 3 lists the Directly Addressable Registers.



DIRECTLY ACCESSIBLE REGISTERS Figure 3

ADDRESS	ABBREVIATION	REGISTER NAME					
0	IDR	Indirect Data Register					
1	GPIP	General Purpose I/O-Interrupt					
2	IPRB	Interrupt Pending Register B					
3	IPRA	Interrupt Pending Register A •					
4	ISRB	Interrupt in-Service Register B					
5	ISRA	Interrupt in-Service Register A					
6 💩	IMRB	Interrupt Mask Register B					
7	IMRA	Interrupt Mask Register A					
8	PVR	Pointer/Vector Register					
9	TABCR	Timers A and B Control Register					

ADDRESS	ABBREVIATION	REGISTER NAME
А	TBDR	Timer B Data Register
В	TADR	Timer A Data Register
С	UCR	USART Control Register
D	RSR	Receiver Status Register
E	TSR	Transmitter Status Register
F	UDR	USART Data Register

INDIRECTLY ADDRESSABLE REGISTERS Figure 4

INDIRECT ADDRESS	ABBREVIATION	REGISTER NAME					
0	SCR	Sync Character Register					
1 -	TDDR	Timer D Data Register					
2	TCDR	Timer C Data Register					
3	AER	Active Edge Register					
4	IERB	Interrupt Enable Register B					
5	IERA	Interrupt Enable Register A					
6	DDR	Data Direction Register					
7	TCDCR .	Timers C and D Control Register					

INDIRECTLY ADDRESSABLE REGISTERS

Indirectly Addressable Registers are addressed by placing the indirect address in bits IAO-IA2 of the Pointer/Vector Register, as defined in Figure 5. Data may be written to or read from the register indicated by these Indirect Register Address bits by a write or read access of the Indirect Data Register (selected when A_0 - A_3 are all zero). The indirect address bits of the Pointer/Vector Register will remain unchanged after an indirect access. Repeated accesses of the Indirect Data Register will access the same indirect register as long as the indirect address in the Pointer/Vector Register remains unchanged. The Indirectly Addressable Registers are listed in Figure 4.

INTERRUPT VECTOR DEFINITION

Each individual function in the MK3801 is provided with a unique interrupt vector that is presented to the system during the interrupt acknowledge cycle. The interrupt vector returned during interrupt acknowledge is formed as shown in Figure 6. There are 16 vector addresses generated internally by the MK3801, one for each of the 16 interrupt channels. The three most significant bits of these vector addresses correspond to the three most significant bits of the Pointer/Vector Register shown in Figure 5. The least significant bit of each vector address is always 0, thus producing even vector addresses. The remaining 4 bits (IV₁

through IV_4) identify each of the 16 interrupt channels individually. The lowest priority channel responds with 0000 for IV_4 - IV_1 respectively. The next higher priority channel responds with 0001, and so on in binary order, with the highest priority channel responding with 1111. Figure 7 lists each of the 16 interrupt channels in order of descending priority.

INTERRUPT CONTROL REGISTERS


The Interrupt Control Registers provide control of interrupt processing for all I/O facilities of the MK3801. These registers allow the programmer to enable or disable any or all of the 16 interrupts, provide masking for any interrupts, and access to the pending or in-service status of the interrupts. Optional End-of-Interrupt modes are available under software control. The format of each of the Interrupt Control Registers is presented in Figure 8.

INTERRUPT OPERATION

The Interrupt Enable Registers enable or disable the setting of an interrupt in the Interrupt Pending Registers. A 0 in a bit of the Interrupt Enable Registers disables the interrupt for the associated channel while a 1 enables the interrupt.

Once an interrupt is enabled, the occurrence of an interrupting condition on that channel will cause the

POINTER/VECTOR REGISTER (PVR) Port 08 Figure 5



corresponding bit in the Interrupt Pending Register to be set. This indicates that an interrupt is pending in the MK3801.

Pending interrupts are presented to the Z80 CPU in order of priority (see Figure 1) unless they have been masked off. This is done by clearing the bit in the Interrupt Mask Register corresponding to the channel whose interrupt is to be masked. The channel's interrupt will remain pending until the mask bit for that channel is set, at which time the interrupt for that channel will be processed in order of priority.

When an interrupt vector is generated for a pending interrupt and passed to the Z80 CPU, the bit in the Interrupt Pending Register, associated with the channel generating the interrupt, will be cleared. At this time, no history of the interrupt remains in the MK3801.

In order to retain historical evidence of an interrupt being serviced by the Z80, the In-Service Register may be enabled by setting the S-bit in the Pointer/Vector Register (see Figure 5). If the In-Service Register is enabled, the bit of the In-Service Register corresponding to the interrupting channel will be set when the interrupt vector is passed to the Z80. At the same time, the Interrupt Pending bit will be cleared since the interrupt is now in service. The In-Service bit will be cleared on execution of a Return-from-Interrupt (H'ED4D') instruction. The In-Service Registers are directly addressable, and the In-Service bit for any interrupt may be cleared by writing to the In-Service Register if the Return-from-Interrupt instruction is not used.

INTERRUPT CONTROL REGISTER DEFINITIONS Figure 7

There are sixteen interrupt channels on the STI arranged in the following priority:

PRIORITY		CHANNEL	DESCRIPTION	ALTERNATE USAGE
HIGHEST		1111	General Purpose Interrupt 7 (I7)	
		1110	General Purpose Interrupt 6 (I ₆)	6
		1101	Timer A	
		1100	Receive Buffer Full	
		1011	Receive Error	
		1010	Transmit Buffer Empty	
		1001	Transmit Error	
		1000	Timer B	
		0111	General Purpose Interrupt 5 (I5)	
		0110	General Purpose Interrupt 4 (I ₄)	TA (PW-Event)
		0101	Timer C	
		0100	Timer D	
		0011	General Purpose Interrupt 3 (I ₃)	TB (PW-Event)
	*	0010	General Purpose Interrupt 2 (I ₂)	
		0001	General Purpose Interrupt 1 (I1)	DMA (TR)TX
LOWEST	¢	0000	General Purpose Interrupt O (I ₀)	DMA (RR)REC

INTERRUPT CONTROL REGISTERS Figure 8

DDRESS		INTERRUPT ENABLE REGISTERS												
IDDRE33		7	6	5	4	3	2	1	0					
Indirect Port 5	A (IERA)	GPIP 7	GPIP 6	TIMER A	RCV Buffer Full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B					
Indirect Port 4	B (IERB)	GPIP 5	GPIP 4	TIMER C	TIMER	GPIP 3	GPIP 2	GPIP 1	GPIP 0					
\$		INTERRUPT MASK REGISTERS												
		7	6	5	4	3	2	1	0					
Port 7	A (IMRA)	GPIP 7	GPIP 6	TIMER	RCV Buffer Full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B					
Port 6	B (IMRB)	GPIP 5	GPIP 4	TIMER	TIMER	GPIP 3	GPIP 2	GPIP 1	GPIP 0					
		1 = UNMASKED, 0 = MASKED INTERRUPT PENDING REGISTERS												
		7	6	5	4	3	2	1	0					
Port 3	A (IPRA)	GPIP 7	GPIP 6	TIMER	RCV Buffer Full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B					
Port 2	[∞] B (IPRB)	GPIP 5	GPIP 4	TIMER	TIMER	GPIP 3	GPIP 2	GPIP 1	GPIP 0					
					RITING 0 = C RITING 1 = U)	L						


	INTERRUPT CO Figure 8	ONTROL RE	GISTERS	(Continue	INTERRUPT SERVICE REGISTERS								
	ADDRESS		7	- 6	5	4	3		2	- 1		0	
	Port 5	A (ISRA)	GPIP 7	GPIP 6	TIMER	RCV Buffer Full	RC\ Erro		XMIT Buffe Empt	r Err		TIMER B	
0	Port 4	B (ISRB)	GPIP 5	GPIP 4	TIMER	TIMER D	GPII 3		GPIP 2	GP 1	P	GPIP 0	
	TIMER A and B Figure 9	CONTROL	REGISTER		TIMER C and D CONTROL REGISTER (TCDCR) Indirect Port 7 Figure 10								
	TABCR ₇				TABCR	TCDCR ₇						т	CDCR
	AC ₃ AC ₂	AC ₁ AC ₀	BC ₃ BC	² BC ₁	BC ₀	TIMER A RESET	CC ₂	CC1	cco	TIMER B RESET	DC ₂	DC ₁	DC
0	AC ₃ - AC Contro	_o : Timer A ol Bits	BC ₃ - B Cor	C ₀ : Timer I ntrol Bits	3		CC ₂ - C	C ₀ : Tin trol Bit				DC ₀ : Til ontrol Bi	

Three control bits are used to control each timer, as defined below:

CONTROL BIT DEFINITION

C ₂	C ₁	Co	
0	0	0	Timer Stopped
0	0	1	Delay Mode, ÷4 Prescale
0	1	0	Delay Mode, ÷10 Prescale
0	1	1	Delay Mode, ÷16 Prescale
1	0	0	Delay Mode, ÷50 Prescale
1	0	1	Delay Mode, ÷64 Prescale
1	1	0	Delay Mode, ÷100 Prescale
1	1	1	Delay Mode, ÷200 Prescale

TIMER C DATA REGISTER and TIMER D DATA **REGISTER (TCDR, TDDR) Indirect,** Port 2 and Indirect Port 1



D₅ D_6 D4 D3 Do D7 D2 D1

TIMER A DATA REGISTER AND TIMER B DATA **REGISTER (TADR, TBDR) Port B & Port A**

The four control bits are used to select the timer mode and

0 Timer Stopped

0 Event Count Mode

Delay Mode, ÷4 Prescale

Delay Mode, ÷10 Prescale

Delay Mode, ÷16 Prescale

Delay Mode, ÷50 Prescale

Delay Mode, ÷64 Prescale

1 Pulse Width Mode, ÷4 Prescale

0 Pulse Width Mode, ÷10 Prescale

1 Pulse Width Mode, ÷16 Prescale

0 Pulse Width Mode, ÷50 Prescale

Pulse Width Mode, ÷64 Prescale

Pulse Width Mode, ÷100 Prescale

Pulse Width Mode, ÷200 Prescale

0 Delay Mode, ÷100 Prescale

1 Delay Mode, ÷200 Prescale

prescale value, as follows:

C₃

0

0

0

0

0

0

0

0

1

1

1

1

1

1

1

1

CONTROL BIT DEFINITION

C₁

0

0

1

1

0

0

1

1

0

0

1

1

0

0

1

1

Co

1

0

1

0

1

1

0

1

C2

0

0

0

0

1

1

1

1

0

0

0

0

1

1

1

1

TIMERS

Four timers are available on the MK3801. Two provide full service features including delay timer operation, event counter operation, pulse width measurement operation, and pulse generation. The two other timers provide delay timer features only, and may be used for baud rate generators for use with the USART.

All timers are prescaler/counter timers, with a common independent clock input, and are not required to be operated from the system clock. In addition, all timers have a time-out output function that toggles each time the timer times out.

TIMER CONTROL REGISTERS

The 4 timers (A,B,C, and D) are programmed via 2 control registers and 4 timer data registers. Timers A and B are controlled by a single register (TABCR) and two timer data registers (TADR, TBDR). Timers C and D are controlled by a second control register (TCDCR) and two timer data

registers (TCDR, TDDR). Bits in the control registers allow the selection of operational mode, prescale, and control, while the data registers are used to read the timer or write the time constant register. General Purpose I/O Interrupt pins 3 (TB) and 4 (TA) are used for timer B and A inputs in event and pulse width modes. Figure 9 illustrates the Control and Data Register for timers A and B, while Figure 10 illustrates the Control and Data registers for timers C and D.

USART

Serial Communication is provided by the USART, which is capable of either asynchronous or synchronous operation. Variable word width and start/stop bit configurations are available under software control for asynchronous operation. For synchronous operation, a Sync Word is provided to establish synchronization during receive operations. The Sync Word will also be repeatedly transmitted when no other data is available for transmission. Operational modes exist to allow stripping of all Sync Words received in synchronous operation, and to allow the operation of DMA control handshake lines by the USART through General Purpose I/O Port lines 0 and 1. Separate receive and transmit clocks are available, and

USART CONTROL REGISTER (UCR) Port C Figure 11


separate receive and transmit status and data bytes allow independent operation of the transmit and receive sections.

USART CONTROL REGISTERS

The USART is provided with 3 control/status registers and a data register. The programmer may specify operational parameters for the USART via the Control Register, as shown in Figure 11. Status of both the Receiver and Transmitter sections is accessed by means of the 2 Status Registers, as shown in Figure 12. Data written to the Data Register is passed to the transmitter, while reading the data register will access data received by the USART. The USART Data Register form is illustrated in Figure 13.

ERROR CONDITIONS

Error conditions in the USART are determined by monitoring the Receive Status Register (Port D) and the Transmitter Status Register (Port E). These error conditions are only valid for each word boundary and are not latched. When executing block transfers of data, it is necessary to save any errors so that they can be checked at the end of a block. In order to save error conditions during data transfer, the STI interrupt controller may be used by enabling error



RECEIVER STATUS REGISTER (RSR) Port D Figure 12

RSR ₇			-				RSR ₀
BUFFER FULL	OVERRUN ERROR	PARITY ERROR	FRAME	FOUND/SEARCH OR BREAK DETECT	MATCH/CHARACTER IN PROGRESS	SYNC STRIP ENABLE	RECEIVER ENABLE

TRANSMITTER

TRANS	TSR ₇	STATUS REG	ISTER (I	SR) Por	τE					TSR ₀	
	BUFFER EMPTY	UNDERRUN ERROR	TURNA		END OF		BREAK	HIGH	LOW	TRANSMITTER ENABLE	
	:							<u>н</u> 0	Ţ	Serial Outpu	ut State
								0	0	Hi-Z Low (''0'')	
								1	0	High Loop*	
	output to r In loopback mitter goes	transmitter eceiver input. k mode, trans- s high when lso connects n TC given					·				
USAR Figure 1		EGISTER (UD	R) Port F								
		D ₇	D ₆	D ₅	D ₄	D ₃	ſ	D_2	D ₁	D ₀	

GENERAL PURPOSE I/O CONTROL REGISTERS

-				-	
Fi	a	U	re	1	4

.guio i i		AC	TIVE EDGE (CONTROL RE	GISTER (AEI	R) Indirect Po	rt 3	
1 = RISING 0 = FALLING	GPIP 7	GPIP 6	GPIP 5	GPIP 4	GPIP 3	GPIP 2	GPIP 1	GPIP 0
			DATA DIREC	CTION REGIS	STER (DDR) I	ndirect Port 6		
1 = OUTPUT 0 = INPUT	GPIP 7	GPIP 6	GPIP 5	GPIP 4	GPIP 3	GPIP 2	GPIP 1	GPIP 0
		GE	NERAL PUR	POSE I/O D	ATA REGISTE	R (GPIP) Por	11	
-	GPIP 7	GPIP 6	GPIP 5	GPIP 4	GPIP 3	GPIP 2	GPIP 1 (TR)	GPIP 0 (RR)
				TIMER A INPUT	TIMER B INPUT			

interrupts (Port 5, Indirect) for the desired channel (Receive error or Transmit error) and by masking these bits off (Port 7). Once the transfer is complete, the Interrupt Pending Register (Port 3) can be polled to determine the presence of a pending error interrupt, and therefore an error.

GENERAL PURPOSE I/O - INTERRUPT PORT

The General Purpose I/O - Interrupt Port provides eight I/O lines that may be operated either as inputs or outputs under software control. In addition, each line may generate an interrupt on either a positive going edge or a negative going edge of the input signal.

Two of the lines in this port provide auxiliary input functions for the timers in the pulse width measurement mode and the event counter mode. Two others serve as auxiliary output lines for the USART, one indicating the Receive Buffer Full condition (RR) and the other indicating the Transmitter Buffer Empty condition (TR). These may be used as handshake signals for a DMA controller or other external control circuitry.

GENERAL PURPOSE I/O CONTROL REGISTERS

The General Purpose I/O and Interrupt Port has 2 control registers. One allows the programmer to specify the Active Edge for each bit that will trigger the interrupt associated with that bit. The other register specifies the Data Direction (input and output) associated with each bit. The third register is the actual data I/O register used to input or output data to the port. When the USART is programmed to use DMA signals, this overrides the GPIP data and the DDR. The General Purpose I/O Control and Data Registers are illustrated in Figure 14.

MK3801 ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	$25^{\circ}C \text{ to } + 100^{\circ}C$
Storage Temperature	$-65^{\circ}C \text{ to } + 150^{\circ}C$
Voltage on Any Pin with Respect to Ground	3 V to + 7 V
Power Dissipation	1.5 W
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to conditions for extended periods may affect device reliability.	

D.C. CHARACTERISTICS

 T_A = 0°C to 70°C, V_{CC} = +5 V \pm 5% unless otherwise specified.

SYM	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
V _{IH}	Input High Voltage	2.0	V _{CC} + .3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -120 μA
V _{OL}	Output Low voltage		0.4	V	I _{OL} = 2.0 mA
I _{LL}	Power Supply Current		180	mA	Outputs Open
I _{LI}	Input Leakage Current		±10	μΑ	$V_{IN} = 0$ to V_{CC}
ILOH	Tri-State Output Leakage Current in Float		10	μΑ	V _{OUT} =2.4 to V _{CC}
ILOL	Tri-State Output Leakage Current in Float		-10	μΑ	V _{OUT} = 0.4 V

All voltages are referenced to ground.

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1 MHz unmeasured pins returned to ground.

SYM	PARAMETER	МАХ	UNIT	TEST CONDITION
C _{IN}	Input Capacitance	ÎО	pf	Unmeasured pins
C _{OUT}	Tri-state Output Capacitance	10	pf	returned to ground

0

A.C. CHARACTERISTICS $T_A = 0^\circ C \text{ to } 70^\circ C, V_{CC} = +5 \text{ V} \pm 5\% \text{ unless otherwise noted.}$

			MK3801-0 MK3801-4		MK3801-6*				
SIGNAL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX			CONDITION
A ₀ -A ₃	T _{SAR} & T _{SAW}	Address setup time prior to falling edge of CEWR or CERD	80		30			ns	
	T _{HAR} & T _{HAW}	Address hold time after rising edge of CEWR or CERD	0		0			ns	
CEWR	T _{WM}	CEWR pulse width low (write cycle)	360		205			ns	
	T _{WW}	CEWR high time between write cycles	580		400			ns	
	T _{WRD}	CEWR high to CERD	580		400			ns	
CERD	T _{RDL}	CERD pulse width low (read cycle)	400		250			ns	
	T _{RR}	CERD high time between read cycles	300		200			ns	
	T _{MIRD}	Rising MIRD to falling MIRD	225		165			ns	
	T _{RDW}	CERD high to CEWR low	125		100				
MI	T _{SMI}	MI setup time prior to falling IORQ during interrupt acknowledge	800		500			ns	
IORQ	T _{IOL}	IORQ low time	300		185			ns	
IEI	T _{SIEI}	Setup to falling IORQ during interrupt acknowledge	140		80			ns	
	T _{SRD}	Setup prior to end of 4D read on RETI	100		50			ns	
D ₀ -D ₇	T _{SDMI}	Data valid prior to rising RD (MI cycle)	50		50			ns	Load 100 pf
	T _{HDMI}	Data hold time after rising RD (MI cycle)	0		0			ns	1 TTL load
	T _{DRD}	Data output delay from CERD		400		250		ns	
	T _{SDW}	Data setup time to rising edge of CEWR	350		280			ns	
	T _{HDW}	Data hold time from rising edge of CEWR	0		0			ns	
	T _{DDI}	Data output delay from falling IORQ during interrupt acknowledge		320		185		ns	

*To be determined

A.C. CHARACTERISTICS (Continued)

			ALAL		-	K380			8801-6*		
The second se	BOL PARAMETER	N		MAX	MI	NN	MAX		T	UN	
01102	following M1 IORO during interrupt		0		0					n	
T _{DDZ}	Delay to float		-	150			100				
T _{IPW}	Minimum active pu width	Ise 2	00		100					ns	
T _{ICY}	Minimum time between active edge	es 20	00		100	,				ns	
T _{DIW}	Data valid from risin CEWR	g		600		5	500			ns	Load
T _{DRR}	Delay from rising RC	:		360							100 pf +
T _{DTR}										ns	1 TTL load
TDTR										ns	
	rising edge of CEWR			500		50	00			ns	Load
T _{DTI}	I OUT valid from		2	torr		2+					100 pf +
Т			+	400		+30	OO			ns	1 TTL load
T ^t CLKL		130			90						
^t CLKH					90					ns	
			25	500 2	200	250	00			ns	
RSL	Low time for part reset	3			2					μS	
T _{DIEOH}	IEO delay from rising edge of IEI		20	00		130)				Load
T _{DIEOL}	IEO delay from falling edge of IEI		20	0		130					100 pf + 1 TTL load
T _{DIEOM}	IEO delay from falling edge of MI (interrupt occurring just prior to MI)		270	0		190					
i	from rising IORO dur- ing interrupt acknow-		100	0		800		•		ns	
∾ f	rom rising edge of RD during ED fetch of		500			400			r	IS	
fr	rom external inter-		550		3	380			n		pen drain ad 100 pf
	TDDZ TIPW TICY TDIW TDRR TDTR TDTR TDTR TDTI TtCLKL TCLKL TCLKL TCLKL TCLKL TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TCLKH TC	during interrupt acknowledge cycle.TDDZDelay to floatTIPWMinimum active pu widthTIPWMinimum time between active edgeTICYMinimum time between active edgeTDIWData valid from rising CEWRTDRRDelay from rising TCTDRRDelay from rising TCTDRRDelay from rising TCTDRRDelay from rising TCTDTRTimer output low from rising edge of CEWR (A & B) (Reset Tour) TOUT valid from Internal timeoutT TCLKHLow time resetT TLEOHIEO delay from rising edge of IEITDIEOLIEO delay from rising edge of IEITDIEOLIEO delay from falling edge of IEITDIEOLIEO delay from falling edge of IEITDIEOLDelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledgeDIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledgeDIEORDelay to rising IEO from rising ED fetch of RETI	following M1 IORO during interrupt acknowledge cycle.TDDZDelay to floatTIPWMinimum active pulse width20TIPWMinimum time between active edges20TDWData valid from rising CEWR20TDRDelay from rising RC Delay from rising TC20TDRDelay from rising TC20TDRDelay from rising TC20TDRDelay from rising TC20TDRDelay from rising TC20TDTTimer output low from rising edge of CEWR (A & B) (Reset Tout) Tout valid from Internal timeout130TtcLKLLow time130TtcLKHHigh time reset300TRSLLow time for part reset3TDIEOHIEO delay from rising edge of IEI3TDIEOLIEO delay from falling edge of MI (interrupt occurring just prior to MI)DIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledgeDIEORDelay to rising IEO from rising edge of RD during ED fetch of RETIDIEORDelay to falling INT from external inter-	following MT IORQ during interrupt acknowledge cycle.oTDDZDelay to floatT _{IPW} Minimum active pulse width200T _{ICY} Minimum time between active edges200T _{ICY} Minimum time between active edges200T _{DIW} Data valid from rising CEWR200TDRDelay from rising RC Delay from rising TC200TDRDelay from rising TC200TDRDelay from rising TC200TDRDelay from rising TC200TDRTimer output low from rising edge of CEWR (A & B) (Reset T _{OUT}) T _{OUT} valid from Internal timeout200TtcLKLLow time130TtcLKHHigh time reset130TtcLKHHigh time reset300250TDIEOHIEO delay from rising edge of IEI200TDIEOLIEO delay from falling edge of IEI200TDIEOLIEO delay from falling edge of IEI200TDIEOLIEO delay from falling edge of IEI200TDIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledge1000DIEOADelay to rising IEO from rising edge of RD during ED fetch of RETI500DIEORDelay to falling INT from external inter-550	ГонуzData hold time following MT IORQ during interrupt acknowledge cycle.0ToDzDelay to float150TpDzDelay to float200TipWMinimum active pulse width200TicYMinimum time between active edges200ToDWData valid from rising CEWR600ToRRDelay from rising RC Delay from rising TC360ToTRDelay from rising TC450ToTRDelay from rising TC450ToTRTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tour valid from Internal timeout600TtcLKLLow time reset1302ToEOHIEO delay from rising edge of IEI2002TDIEOHIEO delay from rising edge of IEI2002TDIEOLIEO delay from rising edge of IEI2002TDIEOHIEO delay from falling edge of IEI2002TDIEOHIEO delay from falling edge of IEI270DIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledge500DIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledge500DIEORDelay to falling INT from external inter-550	TDHVZData hold time fullowing M1 IORO during interrupt acknowledge cycle.0100TDDZDelay to float150100TpDZDelay to float150100TpDZDelay to float200100TipWMinimum active pulse width200100TicYMinimum time between active edges200100ToWData valid from rising CEWR600100TDRDelay from rising RC Delay from rising TC360450TDRDelay from rising TC450450TDRDelay from rising TC450100TDRDelay from rising TC450100TDRDelay from rising TC450100TDRDelay from rising TC450100TDRDelay from rising TC450100ToTRTimer output low from rising edge of CEWR Internal timeout600100TtCLKLLow time13090TtCLKHHigh time13090TtCCKCycle time3002500200TRSLLow time for part reset322TDIEOLIEO delay from falling edge of IEI2001000TDIEOLIEO delay from falling edge of MI (interrupt occurring just prior to MI)100010000DIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledge5005001000DIEOADelay to falling INT rom external inter-550 <t< td=""><td>TohvzData hold time following M1 IORO during interrupt acknowledge cycle.00ToDzDelay to float1500TppzDelay to float150100TrewMinimum active pulse width200100TicyMinimum time between active edges200100TowData valid from rising CEWR6002TorrDelay from rising RC Delay from rising TC3602TorrDelay from rising TC4502TorrTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tour valid from tinternal timeout60050TtcLkLLow time1309050T_tcLkLLow time reset1302500200ToIEOHIEO delay from rising edge of IEI200130ToIEOHIEO delay from falling edge of IEI200130ToIEOLIEO delay from falling edge of IEI270190DIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising ED from external inter-550380</td><td>TorvzData hold time following M1 IORO during interrupt acknowledge cycle.000TopzDelay to float150100TipwMinimum active pulse width200100100TipwMinimum active pulse between active edges200100500TorvData valid from rising CEWR600500500TDRDelay from rising RC Delay from rising TC360240TorrDelay from rising TC450295TorrTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tour valid from rising edge of CEWR rickc600500TickLL High time130902TickLL High time130902TorrLow time reset30025002500ToreIEO delay from rising edge of IEI200130ToleOHIEO delay from falling edge of IEI270130DIEOHIEO delay from falling edge of IEI270190DIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising ED fetch of RET1550380</td><td>TDHV2Data hold time following MT IORO during interrupt acknowledge cycle.000TDD2Delay to float150100TipWMinimum active pulse width200100TipWMinimum time between active edges200100TDIZData valid from rising CEWR600500TDRDelay form rising RC CEWR360240TDRDelay from rising TC450295TDRDelay from rising TC450200TDRDelay from rising TC450200TDRTimer output low from rising edge of CEWR (A & B) (Reset Tour)600500TDTITour valid from rising edge of CEWR (A & B) (Reset Tour)902Tour1309025002500TourIfon fram reset30025002500ToiccHIEO delay from rising edge of IEI200130ToiEOHIEO delay from falling edge of IEI270130TDIEOLIEO delay from falling edge of MI (interrupt occurring just prior to MI)1000800DIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising edge of RD during UED fetch of RET1550380</td><td>Derivz following M1 IORQ during interrupt acknowledge cycle.000ToDz TipwDelay to float150100TipwMinimum active pulse width200100TicyMinimum time between active edges200100TowData valid from rising CEWR600500TomDelay to float360240TomDelay from rising RC CEWR360240ToraDelay from rising RC Tora360500ToraDelay from rising TC450295ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory600500ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100TorkTimer output low from strong and time and90100TorkLow time reset13090100TorkLow time for part reset32130ToreoutIEO delay from falling edge of IEI200130100DeloutIEO delay from falling edge of MD270190100DeloutIEO delay from falling ig interrupt acknow- ledge500400nDEOADelay to rising IEO from rising EO </td><td>Derivz Data hold time following MT IORO during interrupt acknowledge cycle. 0 0 0 0 nn Topz Delay to float 150 100 100 ns ns Tipw Minimum active pulse width 200 100 100 ns ns Tipw Minimum time between active edges 200 100 500 ns Topx Delay form rising RC CEWR 360 240 ns Topx Delay form rising RC Topx 360 500 ns Topx Delay form rising RC Topx 360 240 ns Topx Delay form rising RC Topx 360 240 ns Topx Delay form rising RC Topx 360 200 2500 ns Top Itemend timeout 130 90 ns ns Top Cycle time 300 2500 200 2500 ns Top Itemend timeout 32 2 µS ns Top IteO</td></t<>	TohvzData hold time following M1 IORO during interrupt acknowledge cycle.00ToDzDelay to float1500TppzDelay to float150100TrewMinimum active pulse width200100TicyMinimum time between active edges200100TowData valid from rising CEWR6002TorrDelay from rising RC Delay from rising TC3602TorrDelay from rising TC4502TorrTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tour valid from tinternal timeout60050TtcLkLLow time1309050T_tcLkLLow time reset1302500200ToIEOHIEO delay from rising edge of IEI200130ToIEOHIEO delay from falling edge of IEI200130ToIEOLIEO delay from falling edge of IEI270190DIEOADelay to rising IEO from rising IORQ dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising ED from external inter-550380	TorvzData hold time following M1 IORO during interrupt acknowledge cycle.000TopzDelay to float150100TipwMinimum active pulse width200100100TipwMinimum active pulse between active edges200100500TorvData valid from rising CEWR600500500TDRDelay from rising RC Delay from rising TC360240TorrDelay from rising TC450295TorrTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tour valid from rising edge of CEWR rickc600500TickLL High time130902TickLL High time130902TorrLow time reset30025002500ToreIEO delay from rising edge of IEI200130ToleOHIEO delay from falling edge of IEI270130DIEOHIEO delay from falling edge of IEI270190DIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising ED fetch of RET1550380	TDHV2Data hold time following MT IORO during interrupt acknowledge cycle.000TDD2Delay to float150100TipWMinimum active pulse width200100TipWMinimum time between active edges200100TDIZData valid from rising CEWR600500TDRDelay form rising RC CEWR360240TDRDelay from rising TC450295TDRDelay from rising TC450200TDRDelay from rising TC450200TDRTimer output low from rising edge of CEWR (A & B) (Reset Tour)600500TDTITour valid from rising edge of CEWR (A & B) (Reset Tour)902Tour1309025002500TourIfon fram reset30025002500ToiccHIEO delay from rising edge of IEI200130ToiEOHIEO delay from falling edge of IEI270130TDIEOLIEO delay from falling edge of MI (interrupt occurring just prior to MI)1000800DIEOADelay to rising IEO from rising IORO dur- ing interrupt acknow- ledge500400DIEOADelay to rising IEO from rising edge of RD during UED fetch of RET1550380	Derivz following M1 IORQ during interrupt acknowledge cycle.000ToDz TipwDelay to float150100TipwMinimum active pulse width200100TicyMinimum time between active edges200100TowData valid from rising CEWR600500TomDelay to float360240TomDelay from rising RC CEWR360240ToraDelay from rising RC Tora360500ToraDelay from rising TC450295ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory600500ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100ToraTimer output low from rising edge of CEWR (A & B) (Reset Tour) Tory valid from a strong90100TorkTimer output low from strong and time and90100TorkLow time reset13090100TorkLow time for part reset32130ToreoutIEO delay from falling edge of IEI200130100DeloutIEO delay from falling edge of MD270190100DeloutIEO delay from falling ig interrupt acknow- ledge500400nDEOADelay to rising IEO from rising EO 	Derivz Data hold time following MT IORO during interrupt acknowledge cycle. 0 0 0 0 nn Topz Delay to float 150 100 100 ns ns Tipw Minimum active pulse width 200 100 100 ns ns Tipw Minimum time between active edges 200 100 500 ns Topx Delay form rising RC CEWR 360 240 ns Topx Delay form rising RC Topx 360 500 ns Topx Delay form rising RC Topx 360 240 ns Topx Delay form rising RC Topx 360 240 ns Topx Delay form rising RC Topx 360 200 2500 ns Top Itemend timeout 130 90 ns ns Top Cycle time 300 2500 200 2500 ns Top Itemend timeout 32 2 µS ns Top IteO

-


4

A.C. CHARACTERISTICS (Continued)


		-	МКЗ	301-0	МКЗ	801-4	MK3801-6*		
SIGNAL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX		UNIT	CONDITION
	T _{DII}	Delay to falling INT from internal inter- rupt transition		360		280		ns	
	T _{DTI}	Transmitter Internal interrupt transition delay from rising edge of TC		560		390		ns	
	T _{DRI}	Receiver buffer full internal interrupt transition delay from rising edge of RC		400		300		ns	
	T _{DREI}	Receiver error internal interrupt transition delay from falling edge of RC		550		340		ns	
SI	T _{SSI}	Serial in set up time to rising edge of RC (Divide by one only)	20		0			ns	
	T _{HSI}	Data hold time from rising edge of RC (Divide by one only)	400		350			ns	
SO	T _{DSO}	Data valid from falling edge of TC		420		390		ns	100 pf + 1 TT load
TC	T _{TCL}	Low time	650		400			ns	
	T _{TCH}	High time	650		400			ns	
	T _{TCCY}	Cycle time	1.5		1			μs	
RC	T _{RCL}	Low time	650		400			ns	
-	T _{RCH}	High time	650		400			ns	
	T _{RCCY}	Cycle time	1.5		1			μS	

*To be determined


NOTE: All A.C. measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} (0.8 V), or V_{OH} (2.0 V).



TIMING DIAGRAMS			
Figure 16		"1"	"0"
Timing measurements are made at the following voltages, unless otherwise specified:	OUTPUT	2.0 V	0.8 V
READ CYCLE	INPUT FLOAT	2.0 V △ V =	0.8 V 0.5 V



 $\begin{array}{l} T_{SAR} &= \mbox{Address Setup Time for a <u>Read Cycle} \\ T_{DRD} &= \mbox{Data Output Delay from CERD} \\ T_{DDZ} &= \mbox{Time to Tri-State Following a Read Cycle} \\ T_{HAR} &= \mbox{Required Address Hold Time Following a Read Cycle} \end{array}$ </u>



 $\begin{array}{l} T_{IOL} = \overline{IORQ} \ \mbox{Pulse Width Low} \\ T_{SMI} = \overline{MI} \ \mbox{Setup Time prior to } \overline{IORQ} \ \mbox{For an Acknowledge cycle} \\ T_{DDI} = \ \mbox{Access Time for Vector} \\ T_{DDZ} = \ \mbox{Time to } \ \mbox{Tri-State Following } \underline{a \ Vector} \\ T_{DHVZ} = \ \mbox{Data hold time following } \overline{M1 \ IORQ} \ \mbox{during interrupt acknowledge cycle} \end{array}$

D0 - D7 -

TIMER A.C. CHARACTERISTICS

Definitions:

Error = Indicated Time Value - Actual Time Value

tpsc = t_{CLK} x Prescale Value

Internal Timer Mode

Single Interval Error (free running) (Note 2)	
Error Between Two Timer Reads ± (tpsc	+ 4 t _{CLK})
Start Timer to Stop Timer Error	
Start Timer to Interrupt Request Error (Note 3)	

Pulse Width Measurement Mode

Measurement Accuracy (Note 1)	2 t _{CLK} to -(tpsc + 4t _{CLK})
Minimum Pulse Width	

Event Counter Mode

Minimum Active Time of I ₃ , I ₄	4t _{CLK}
Minimum Inactive Time of I ₃ , I ₄	4t _{CLK}

NOTES:

1. Error may be cumulative if repetitively performed.

2. Error with respect to $T_{\mbox{OUT}}$ or INT if note 3 is true.

3. Assuming it is possible for the timer to make an interrupt request immediately.

ORDERING INFORMATION

PART NO.	DESIGNATOR	PACKAGE TYPE	MAX CLOCK FREQUENCY	TEMPERATURE RANGE
MK3801N-0	Z80-STI	Plastic	2.5 MHz	0 to 70°C
MK3801N-4	Z80-STI	Plastic	4.0 MHz	0 to 70°C
MK3801N-6	Z80-STI	Plastic	6.0 MHz	0 to 70°C

MOSTEK.

EUROPEAN HEAD OFFICE

Mostek International Av de Tervuren 270-272 Bte 21* B-1150 Brussels/Belgium 02/762.18.80 Telex: 62011

FRANCE

Mostek France s.a.r.l 35 Rue de Montjean Z.A.C. Sud. Sentiers 504 F-94266 Fresnes Cedex (1) 666.21.25 Telex: 204049

GERMANY

PLZ 1-5 Mostek GmbH Friedlandstraße 1 D-2085 Quickborn (04106) 2077/78 Telex : 213685

PLZ 6-7 Mostek GmbH Schurwaldstraße 15 D-7303 Neuhausen/Filder (07158) 66.45 Telex : 72.38.86

PLZ 8 Mostek GmbH Freischützstraße 92 D-8000 München 81 (089) 95.10.71 Telex : 5216516

ITALY Mostek Italia SRL Via F.D. Guerrazzi 27 I 20145 Milano (02) 318.5337/349.2696 and 34.23.89 Telex : 333601

SWEDEN

Mostek Scandinavia AB Spjulvägen 7 S-17561 Järfälla Sweden 08-36.2820 Telex: 12997 UNITED KINGDOM

Mostek U.K. Ltd. Masons House 1-3 Valley Drive Kingsbury Road London N.W.9 01-204 9322 Telex : 25940

C Mostek 1981 Printed in the Netherlands No.205 3.5k 882