

1	SERVICE CONCEPT	
1.1	Introduction.....	1-1
1.2	Measuring equipment.....	1-4
1.3	Tools.....	1-6
2	IMPORTANT NOTES	
2.1	Safety measures.....	2-1
2.2	Circuit protection.....	2-2
2.3	Signature analysis.....	2-5
2.4	Soldering instructions.....	2-7
3	MECHANICAL INFORMATION	
3.1	Instrument data.....	3-1
3.2	Location of assemblies, alignment elements, test points.....	3-2
3.3	Assembly instruction.....	3-2
3.4	Installing options.....	3-4
3.5	Maintenance work.....	3-7
3.6	Cleaning.....	3-8
4	TROUBLESHOOTING, LOCALIZATION OF FAULTY ASSEMBLY	
4.1	Notes on troubleshooting.....	4-1
4.2	Selftest.....	4-1
4.3	Indication of error numbers.....	4-6
4.4	Localization of the assembly.....	4-7
5	TROUBLESHOOTING, LOCALIZATION OF FAULTY PRINTED CIRCUIT BOARDS	
5.1	Troubleshooting concept.....	5-1
5.2	Troubleshooting in the receiver.....	5-5
5.3	Troubleshooting in the generator.....	5-8
6	TROUBLESHOOTING, LOCALIZATION OF FAULTY COMPONENTS	
6.1	Checking the I/O ports.....	6-1
6.2	Troubleshooting in the control section.....	6-2
6.3	Troubleshooting for ROM errors.....	6-3
6.4	Troubleshooting for RAM errors.....	6-7
6.5	Troubleshooting on the printer address bus.....	6-8
6.6	Functional check of service switch S 1701.....	6-8
7	ADJUSTMENT INSTRUCTIONS	
7.1	Overview.....	7-1
7.2	Power supply unit.....	7-4
7.3	[911-E] and [911-O].....	7-7
7.4	[911-F].....	7-8
7.5	[911-G] and [911-AH].....	7-9
7.6	[911-J].....	7-20
7.7	[911-Q].....	7-25
7.8	[911-K].....	7-29
7.9	[911-AF].....	7-29
7.10	[911-B].....	7-29
7.11	[911-R].....	7-30
8	VERIFICATION OF TECHNICAL DATA	
8.1	Introduction.....	8-1
8.2	Bit rate.....	8-1
8.3	Signal shape/signal amplitude.....	8-4
8.4	Input sensitivity.....	8-5
8.5	Jitter immunity.....	8-9
8.6	Return losses.....	8-10
9	FUNCTIONAL AND CIRCUITRY DESCRIPTION	
9.1	Functional description of the complete instrument.....	9-1
9.2	Functional description of the assemblies.....	9-6

10 TABLES - DIAGRAMS

10.1	Circuit board assignments.....	10-1
10.2	Switches and bridges.....	10-2
10.3	Tables and drawings.....	10-5

PICTURES

1.1-1	Repair sequence for a faulty instrument	1-2
1.1-2	Test strategy for instruments with microprocessor controller.....	1-3
1.2-1	Measuring instruments	1-4
1.2-1	Measuring instruments (contd.).....	1-5
1.2-2	Other auxiliary equipment and special tools.....	1-5
1.3-1	Tools, special tools.....	1-6
2.2-1	Component families.....	2-2
2.2-2	Basic ECL circuit.....	2-3
2.2-3	Transfer characteristic.....	2-3
2.2-4	Wired OR combinatorial circuit.....	2-3
2.2-5	Earthing plate (102-911).....	2-4
2.2-6	Earthing plate (101-911).....	2-4
2.2-7	Earthing spring (103-911).....	2-4
2.2-8	Earthing spring (104-911).....	2-4
2.2-9	Probe adapter.....	2-5
2.3-1	Elementary circuit diagram of a signature analyzer.....	2-6
3.1-1	Instrument data.....	3-1
3.2-1	Location of assemblies.....	10-13
3.2-2	Location of adjustment elements.....	10-15
3.2-3	Location of adjustment elements (2).....	10-16
3.3-1	Instrument removal.....	3-2
3.3-2	Shielding troughs and frames.....	3-3
3.3-3	Carrier board fastening screws.....	10-19
3.4-1	Paper feed direction.....	3-5
3.5-1	Changing the filter.....	3-7
4.4-1	Troubleshooting tree, assemblies.....	4-7
5.2-1	Measurement of T_{ICMI} , T_{V1}	5-5
5.2-2	Measurement of $T_{INRZ/ECL}$, $T_{V2/ECL}$	5-5
5.2-3	Measurement of T_{INRZ} and T_d	5-6
5.2-4	Measurement of T_{IRZ} and T_{V3}	5-6
5.2-5	Simplified block diagram of receiver.....	5-7
5.3-1	Simplified block diagram of generator.....	5-8
6.1-1	Service programs.....	10-21
6.2-1	Troubleshooting in the control section.....	6-2
6.3-1	Generating the START/STOP frame.....	6-3
6.3-2	Address signatures (CPU board) (applies for CPU [879-A]).....	6-4
6.3-3	Address signatures for IC 17108 or IC 17111 (applies for CPU [879-A]).....	6-5
6.3-4	Generating the START/STOP frame.....	6-5
6.3-5	Address signatures (CPU board).....	6-6
6.4-1	RAM signatures (chip enable) (applies for CPU [879-A]).....	6-7
6.4-2	RAM signatures (data lines).....	6-7
6.5-1	Signatures on printer address bus.....	6-8
6.6-1	Signatures for service switch S 1701.....	6-8
7.1-1	List of all adjustment elements.....	7-1 to 7-3
7.1-2	Adjustments after replacing assemblies.....	7-3 to 7-4
7.2-1	Current limitation values.....	7-7
7.3-1	Clock signal.....	7-8
7.4-1	Data signal.....	7-9
7.5-1	Test point, pre-stage (C 7).....	7-10
7.5-2	Test point, pre-stage (C 10).....	7-11
7.5-3	Oscillogram.....	7-14
7.5-4	Oscillogram.....	7-14
7.5-5	Oscilloscope display.....	7-15
7.5-6	Oscilloscope display.....	7-15
7.5-7	Test point, pre-stage (C 57).....	7-16
7.6-1	Voltage waveform.....	7-20
7.6-2	Sampling time, 2048 kbit/s.....	7-23
7.6-3	Sampling time, 8448 kbit/s.....	7-24
7.7-1	Pulse diagram.....	7-25
7.7-2	Oscilloscope display.....	7-26
7.7-3	Pulse duration.....	7-27
7.7-4	Oscilloscope display.....	7-28

8.3-1	Test set-up.....	8-4
8.4-1	Test set-up.....	8-6
8.4-2	Test set-up.....	8-7
8.6-1	Test set-up.....	8-10
8.6-2	Test set-up.....	8-11
8.6-3	Test set-up.....	8-12
9.2-1	Block diagram of complete instrument.....	9-7
9.2-2	Example of digital word generation (2 x 8-bit word).....	9-10
9.2-3	Block circuit diagram of output stage.....	9-13
9.2-4	CMI encoder pulse timing diagram.....	9-14
9.2-5	RZ/NRZ encoder pulse timing diagram.....	9-15
9.2-6	Amplitude and offset adjustment.....	9-16
9.2-7	Bessel low-pass filter.....	9-17
9.2-8	CMI code data output voltage levels.....	9-18
9.2-9	Input stage block circuit diagram.....	9-26
9.2-10	Clock recovery.....	9-27
9.2-11	Level adjustment.....	9-28
9.2-12	Phase relationship between recovered clock and DS (NRZ).....	9-29
9.2-13	CMI decoder principle.....	9-29
9.2-14	CMI decoder with code error evaluation.....	9-30
9.2-15	Synchronization block diagram.....	9-33
9.2-16	Principle of pattern synchronization.....	9-34
9.2-17	Error balance timing diagram.....	9-35
9.2-18	Elementary circuit diagram, slide switches.....	9-37
9.2-19	Block circuit diagram of error counter.....	9-39
9.2-20	Block circuit diagram of carrier board.....	9-46
9.2-21	Block circuit diagram of ROM section.....	9-47
9.2-22	Coding switch.....	9-48
9.2-23	Address and data bus buffer stage.....	9-48
9.2-24	Decoding of control signals.....	9-49
9.2-25	Timing control block diagram.....	9-49
9.2-26	Timing diagram of printer control.....	9-50
9.2-27	Pulse timing diagram.....	9-51
9.2-28	Pulse timing diagram.....	9-52
9.2-29	Address decoders for I/O ports.....	9-52
9.2-30	Input port assignments.....	9-53
9.2-31	Output port assignments.....	9-54
9.2-32	Level converter.....	9-54
9.2-33	Block circuit diagram, clock and reference signal generation.....	9-55
9.2-34	Divider layout.....	9-56
9.2-35	TRAP generation.....	9-57
9.2-36	Generation of the interrupts RST 7.5, RST 6.5 and RST 5.5.....	9-58
9.2-37	Alarm buffer.....	9-58
9.2-38	Voltage waveforms during power-up and power-down.....	9-59
10.2-1	CPU DIP switch S 9001.....	10-2
10.2-2	CPU DIP switch S 1.....	10-2
10.2-3	CPU DIP switches S 2, S 3, S 4.....	10-2
10.2-4	Half-bit/full-bit [911-G].....	10-2
10.2-5	Half-bit/full-bit [911-AH].....	10-3
10.2-6	Pulse amplitude [911-G].....	10-3
10.2-7	Pulse amplitude [911-AH].....	10-3
10.2-8	Counting range, error balance S 1.1, S 1.2.....	10-3
10.2-9	Monitoring of the error structure, S 2.....	10-3
10.2-10	Pattern synchronization, S 3.....	10-3
10.2-11	Code error monitoring, S 1.1, S 1.2.....	10-4
10.2-12	HDB-2/8 3 ZS or HDB-3, S 2.1, S 2.2.....	10-4
10.2-13	Level for control signal, S 3.1, S 3.2.....	10-4
10.2-14	Level for 2 x 8-bit control signal.....	10-4
10.2-15	Clock amplitude, S 1, S 2.....	10-4
10.3-1	Standard bus addresses.....	10-5
10.3-2	Pulse timing diagram for a printed line.....	10-11