

Operating and Service Manual
MODEL HP 3335A
Synthesizer/Level Generator

Serial Numbers
1640A00286 and Greater



HP Part Number 03335-90003
Microfiche Part No. 03335-90051
Printed in U.S.A.

Print Date: March 1990

©Hewlett-Packard Company, 1977, 1990. All rights reserved.
8600 Soper Hill Road, Everett, WA 98205-1298

TABLE OF CONTENTS

Section	Page	Section	Page
I. GENERAL INFORMATION	1-1	3-41. Merging Data Into a Preset Register	3-8
1-1. Introduction	1-1	3-43. Recalling Data From a Preset Register	3-8
1-7. Description	1-1	3-45. Display Last Entry	3-8
1-12. Specifications	1-1	3-47. Sweep Width Entry	3-8
1-14. General Operating Information	1-1	3-49. Manual Frequency Tune	3-9
1-16. Options	1-3	3-52. Sweep Mode	3-9
1-19. Accessories Supplied	1-3	3-54. HP-IB Indicators and LOCAL Key	3-10
1-21. Accessories Available	1-3	3-56. Front Panel Output Connectors	3-11
1-23. HP-IB Interfacing and Programming Information	1-3	3-58. Rear Panel BNC Connectors	3-11
1-25. Instrument and Manual Identification	1-3	3-63. Remote Programming	3-11
1-28. Safety Considerations	1-3	3-71. HP-IB Remote Operation	3-12
1-31. Recommended Test Equipment	1-4	3-81. Programming	3-14
		3-89. Unaddressed or Local Operation When Connected To the HP-IB	3-14b
		3-91. Telecommunication	3-14b
Section	Page	Section	Page
II. INSTALLATION	2-1	IV. PERFORMANCE TESTS	4-1
2-1. Introduction	2-1	4-1. Introduction	4-1
2-3. Initial Inspection	2-1	4-3. Equipment Required	4-1
2-5. Preparation For Use	2-1	4-5. Performance Test Record	4-1
2-5(a). Reference Frequency	2-1	4-8. Performance Tests	4-1
2-6. Power Requirements	2-1	4-9. Frequency Accuracy Test	4-1
2-8. Line Voltage Selection	2-1	4-11. Harmonic Distortion	4-1
2-10. Power Cable	2-1	4-13. Integrated Phase Noise Test	4-2
2-12. HP-IB Connections	2-2	4-15. Spurious Response Test	4-3
2-15. 3335A Listen Address	2-2	4-17. Maximum Output Level Accuracy Test	4-5
2-17. HP-IB Description	2-3	4-19. Flatness Test (Attenuator Straight Through)	4-5
2-19. Operating Environment	2-3	4-21. Attenuator Verification Test	4-6
2-20. Operating and Storage Temperature	2-3		
2-22. Cooling System	2-3	Section	Page
2-24. Thermal Cutout Switch	2-3	V. ADJUSTMENTS	5-1
2-26. Bench Operation	2-3	5-1. Introduction	5-1
2-28. Rack Mounting	2-3	5-4. Equipment Required	5-1
2-30. Storage and Shipment	2-4	5-6. Factory Selected Components	5-1
2-31. Environment	2-4	5-9. Power Supply Adjustments	5-2
2-33. Packaging	2-4	5-11. Temperature—Stabilized Oscillator Adjustments	5-2A/5-2B
		5-14. Reference VCXO Adjustments	5-3
Section	Page	5-16. N Step Loop VCO Adjustments	5-3
III. OPERATING INSTRUCTIONS	3-1	5-18. Fractional N (N.F) Loop Analog Adjustments	5-4
3-1. Introduction	3-1	5-20. Summation Loop VCO Adjustments	5-4
3-3. Panel Features	3-1	5-22. Filter Adjustments	5-5
3-5. Operator's Maintenance	3-1	5-24. Mixer 40 MHz Bandpass Filter Adjustments	5-6
3-7. Power/ Warm-Up	3-1	5-26. Mixer 10 MHz LPF Adjustment	5-6
3-10. Modes of Operation	3-1	5-28. Output Amplifier Adjustments	5-6
3-12. Operating Instructions	3-1	5-30. Level Control Loop Adjustments	5-7
3-14. FUNCTION Keys	3-2	5-32. Carrier Balance Adjustment	5-8
3-16. DATA Keys	3-2		
3-18. INCR Keys	3-3	Section	Page
3-20. FREQUENCY Keys	3-3	VI. REPLACEABLE PARTS	6-1
3-23. Turn-On Operating Parameters	3-4	6-1. Introduction	6-1
3-26. Frequency Entry	3-4		
3-28. Frequency Increment Entry	3-4		
3-30. Amplitude Entry	3-5		
3-33. Amplitude Increment Entry	3-6		
3-35. Phase Increment Entry	3-6		
3-37. Phase/Phase Increment Displays	3-7		
3-39. Preset Entries	3-7		

TABLE OF CONTENTS (Cont'd)

Section	Page	Section	Page
6-4. Ordering Information	6-1	8-100. Keyboard Annunciator Latch	8-12
6-6. Non-Listed Parts	6-1	8-103. Display (Service Group A)	8-12
6-8. Proprietary Parts	6-1	8-110. Controller Interface (Service	
6-10. Printed Circuit Assemblies	6-1	Group E)	8-13
Section	Page	8-113. Reference Section (Service	
VII. MANUAL CHANGES	7-1	Group G & H)	8-13
7-1. Introduction	7-1	8-128. Frequency Synthesis Section	8-16
7-3. Manual Changes Instructions	7-1	8-134. Phase-Locked Loop, Basic	
7-4. Change A	7-1	Description	8-16
7-5. Change B	7-1	8-137. N Step Loop (Service Group I)	8-17
7-6. Change C	7-2	8-160. Fractional N Phase-Locked Loop	
8-F-1. Schematic Diagram, Power Supply		(N.F. Loop) (Service Group J)	8-22
(03335-66514) A14, Pass Transistor		8-163. The Fractional N Phase-Locked	
(03335-66516) A15.	7-5/7-6	Loop Concept	8-22
5-6. Test Adjustment Locations		8-178. N.F. Loop, Simplified Theory	8-26
Foldout,	7-9/7-10	8-182. N.F. Loop, Simplified Block	
8-K-1. Schematic Diagram, Summation Loop		Diagram	8-27
(03335-66532) A8	7-11/7-12	8-198. N.F. Loop, Detailed Theory	8-30
8-L-1. Schematic Diagram, Divider-Filter		8-200. Input Decoding	8-30
(03335-66506) A2, Mixer		8-202. Data Steering	8-30
(03335-66507) A7	7-13/7-14	8-205. Phase Register	8-31
8-M-1. Schematic Diagram, Output Amplifier		8-208. Divide by 2/Divide by 3 (Pulse	
(03335-66508) A6	7-15/7-16	Remove) Counter	8-31
8-M-2. Schematic Diagram, Level Control		8-211. Presettable Divide by 5 Counter	8-31
(03335-66508) A6	7-17/7-18	8-215. Sequencer	8-31
5-6. Adjustment Locations	7-19/7-20	8-217. N.F. Loop VCO	8-32
Section	Page	8-222. Phase Detector	8-32
VIII. SERVICE	8-1	8-226. API (Analog Phase Interpolator)	8-33
8-1. Introduction	8-1	8-232. Integrator	8-34
8-3. Recommended Test Equipment	8-1	8-234. Sample and Hold	8-34
8-5. Theory of Operation	8-1	8-237. Summation Loop (Service	
8-7. Simplified Block Description	8-1	Group K)	8-34
8-17. Instrument Logic Levels	8-3	8-248. Divider-Filter and Mixer Sections	
8-21. Detailed Theory of Operation	8-3	(Service Group L)	8-36
8-23. Controller, Simplified Theory		8-250. Divider-Filter Section (Service	
(Service Group D)	8-3	Group L)	8-36
8-27. Microprocessor Unit (MPU)	8-4	8-262. Mixer (Service Group L)	8-38
8-29. Read Only Memory (ROM)	8-4	8-271. Output Amplifier (Service	
8-32. Random Access Memory (RAM)	8-5	Group M)	8-39
8-35. Peripheral Interface Adapter		8-278. Level Control (Service Group M)	8-39
(PIA)	8-5	8-287. Overvoltage Protection	8-41
8-39. Address Decoder	8-5	8-289. External Leveling	8-41
8-41. Control Line Decoder	8-6	8-291. Attenuator (Service Group N)	8-41
8-43. Data Interface	8-6	8-296. Hewlett-Packard Interface Bus	
8-45. Sweep Digital-to-Analog		(HP-IB) Interface Circuit	
Converter	8-6	(Service Group C)	8-42
8-47. Controller, Detailed Theory	8-6	8-299. HP-IB Routine Trigger (IRQ)	8-42
8-50. MPU	8-6	8-303. Address Recognition and Control	8-42
8-56. Supervisory Signal Generation	8-7	8-306. Data Input Handshake Control	8-43
8-61. Control Signal Generation	8-7	8-308. Power Supply (Service Group F)	8-43
8-64. Address Operation	8-8	8-312. Troubleshooting Information	8-45
8-73. Address Decoder	8-9	8-314. Service Groups; What They Are and	
8-77. Control Line Decoder	8-9	and How to Identify Them	8-45
8-80. Data Interface	8-9	8-317. Service Groups; How to Identify	
8-83. Sweep D-to-A Converter	8-10	Them	8-45
8-87. Keyboard (Service Group B)	8-10	8-319. Safety Considerations	8-45
8-89. Scan Circuit	8-10	8-322. Service Aids	8-45
8-94. Manual Tuning Circuit	8-11	8-324. Controller Mnemonics	8-46
		8-326. Adjustments Affected by Repairs	8-46

LIST OF TABLES

Table	Page
1-1. Specifications	1-4
1-2. General Information	1-5
1-3. Recommended Test Equipment	1-6
3-1. Operating Information Index	3-1
3-2. Interface Functions	3-11
3-3. Bus Messages	3-12
3-4. Listen Addresses	3-13
3-5. Programming Codes	3-14
3-6. Special Attenuator Program Codes	3-14a
3-7. Attenuation Actuated, 50 Ohm Output Level	3-14a
4-1. Frequency Accuracy Test	4-1
4-2. Harmonic Level Specification	4-2
4-3. Phase Noise Test	4-3
4-4. Spurious Test (1)	4-5
4-5. Spurious Test (2)	4-5
5-1. Factory Selected Components	5-1
5-2. Test Fixture Parts List	5-2
5-3. Current Limit Connections/Adjustments	5-2
5-4. Current Limit Voltmeter Readings	5-2A/5-2B
5-5. Filter Adjustment Data	5-5
5-6. +11.02 dBm ADJ Specifications	5-8
6-1. List of Abbreviations	6-1
6-2. Code List of Manufacturers	6-3
6-3. Replaceable Parts	6-3
7-1. Manual Changes	7-1
8-1. TTL and ECL Voltage Levels	8-3
8-2. Assembly Logic Types	8-3
8-3. PIA Register Addressing	8-9
8-4. Keyboard Switch Matrix	8-11
8-5. Phase Relationship of N x fref and N.F	8-23
8-6. Service Groups	8-45
8-7. Adjustments Required After Repair	8-46
8-B-1. Keyboard Switch Matrix	8-B-1
8-C-1. U11/U12 Function Table	8-C-1
8-C-2. U10 Function Table	8-C-1
8-D-1. 3335A Mnemonic Dictionary	8-D-2

Table	Page
8-D-2. Firmware Routines and Associated ROM's	8-D-4
8-D-3. SA Test Index	8-D-5
8-D-4. Possible SA Test Failure Causes	8-D-5
8-D-5. SA Test 1 Failures	8-D-7
8-D-6. SA Test 1 Signatures	8-D-7
8-D-7. SA Test 2	8-D-11
8-D-8. SA Test 2 (Defective)	8-D-12
8-D-9. SA Test 3	8-D-14
8-D-10. SA Test 3 (Defective)	8-D-15
8-D-11. SA Test 4	8-D-17
8-D-12. SA Test 4 (Defective)	8-D-18
8-D-13. HP-IB Interface Assembly Verification Signatures	8-D-22
8-D-14. SA Test 7 Signatures (DIO1-7), ATN UNGROUNDED)	8-D-23/8-D-24
8-D-15. SA Test 7 Signatures (DIO1-7, ATN UNGROUNDED)	8-D-25/8-D-26
8-D-16. SA Test 7 Signatures (REN GROUNDED)	8-D-27/8-D-28
8-D-17. SA Test 7 Signatures (DAV GROUNDED)	8-D-29/8-D-30
8-D-18. SA Test 7 Signatures (IFC GROUNDED)	8-D-31/8-D-32
8-D-19. SA Test 7 Signatures (All Address Switches Closed)	8-D-33/8-D-34
8-D-20. SA Test 8 Probed Signatures	8-D-36
8-D-21. SA Test 8 Non-Probed Signatures	8-D-37
8-I-1. Counter Modulus (N)	8-I-3
8-L-1. Filter Select Controller Data	8-L-2
8-M-1. Amplitude Range (50 ohm and 75 ohm)	8-M-3
8-M-2. DAC Input Code (In Octal) for Fractional Part of Amplitude	8-M-4

LIST OF ILLUSTRATIONS

Figure		Page	Figure		Page
1-1.	3335A With Supplied Accessories	1-3	8-23.	Phase Detector UP and DOWN Waveforms to Increase VCO Frequency	8-21
2-1.	Power Cables	2-2	8-24.	Phase Detector UP and DOWN Waveforms to Decrease VCO Frequency	8-22
2-2.	HP-IB Connector	2-2	8-25.	Basic Diagram, Open Loop N Step Loop	8-23
2-3.	Rack Mount and Handle Kits	2-3	8-26.	Phase Detector Sawtooth Output	8-24
3-1.	Front and Rear Panels	3-2	8-27.	N Step Loop with Pulse Remover Block	8-24
3-2.	HP-IB "Handshake" Sequence of Events	3-12	8-28.	Phase Detector Sawtooth Output with Respect to Pulse Remover Output	8-24
3-3.	9830A/9825A Program Data Messages	3-15	8-29.	Accumulator	8-24
3-4.	9830A/9825A Program Examples	3-16	8-30.	N.F Loop with Pulse Remove Command Section	8-25
4-1.	Harmonic Distortion Test	4-2	8-31.	Phase Register Contents	8-25
4-2.	Integrated Phase Noise	4-3	8-32.	Phase Detector Output for Two VCO Frequencies with the Same Offset	8-26
4-3.	Spurious Response Test (Close-In)	4-4	8-33.	General Block Diagram, N.F Loop	8-26
4-4.	Spurious Response Test (Known)	4-4	8-34.	N.F Loop, Basic Block Diagram	8-27
4-5.	Flatness Test (200 Hz to 10 MHz)	4-5	8-35.	N.F Loop, Basic Structure	8-28
4-6.	Flatness Test (10 MHz to 80 MHz)	4-6	8-36.	N.F Loop Integrated Currents	8-29
4-7.	Attenuator Verification Test	4-7	8-37.	N.F Loop Integrated Currents	8-29
4-8.	Attenuator Verification Test Equipment Layout (Top View)	4-7	8-38.	Divide-by-2/Divide-by-3 (Pulse Remove) Counter	8-31
5-1.	Current Limit Test Fixture	5-2	8-39.	Divide-by-2/Divide-by-3 (Pulse Remove) Counter Waveforms	8-32
5-2.	A5L7 Adjustment Waveform	5-4	8-40.	First Decade (Units) Counter with Pulse Remove Trigger Decode	8-33
5-3.	Filter Adjustment Location	5-6	8-41.	API Block Diagram	8-34
5-4.	Ideal Filter Characteristics	5-7	8-42.	Phase Detector Current Source Control	8-35
5-5.	Improperly Adjusted Filter Characteristics	5-7	8-43.	LPF Bank Switching	8-37
5-6.	Adjustment Locations	5-11/5-12	8-44.	Mixer DC and AC Balanced Loads	8-38
6-1.	Mechanical Parts Identification	6-4	8-45.	Level Control Loop	8-40
6-2.	Cable Identification	6-7	8-46.	Relay Energizing Circuit, Typical	8-41
8-1.	Simplified Block Diagram, 3335A Synthesizer/Level Generator	8-2	8-47.	HP-IB Routine Trigger	8-42
8-2.	Controller Inputs and Outputs	8-4	8-48.	Power Supply, Block Diagram	8-43
8-3.	Basic Controller Structure	8-4	8-49.	Service Items	8-47
8-4.	Microprocessor Unit Input and Output Symbols	8-5	8-A-1.	Schematic Diagram Display (03335-66509) A12	8-A-5/8-A-6
8-5.	PIA Registers and Input/Output Lines	8-5	8-A-2.	Block Diagram, Display (03335-66509) A12	8-A-7/8-A-8
8-6.	MPU I/O; Data, Address, Supervisory and Control	8-6	8-B-1.	Schematic Diagram Keyboard, (03335-66510) A11	8-B-3/8-B-4
8-7.	Start-Up Circuit	8-7	8-B-2.	Block Diagram, Keyboard (03335-66510) A11	8-B-5/8-B-6
8-8.	MPU and PIA Interconnection	8-8	8-C-1.	Schematic Diagram, HP-IB Interface (03335-66513) A16	8-C-3/8-C-4
8-9.	Scan Circuit	8-10	8-D-0.	Controller Board (A13) Component Locator	8-D-39/8-D-40
8-10.	Typical Switch/Scan-line Connections	8-11	8-D-1.	Schematic Diagram, Controller (03335-66511) A13	8-D-43/44
8-11.	Manual Tuning Sense Circuit	8-12	8-D-2.	Block Diagram, Controller (03335-66511) A13	8-D-45/46
8-12.	Simplified Block Diagram, Reference Section	8-14			
8-13.	VCXO, Master Oscillator	8-15			
8-14.	Pulse Gate	8-16			
8-15.	Frequency Synthesis Section, Block Diagram	8-16			
8-16.	Basic Diagram, Phase Locked Loop	8-17			
8-17.	Basic Diagram, N Step Loop	8-17			
8-18.	VCO Tune Voltage vs. VCO Frequency	8-17			
8-19.	Divide-by-N Counter	8-18			
8-20.	Divide-by-N Counter	8-19			
8-21.	N Step Loop Phase Detector	8-19			
8-22.	Phase Detector UP and DOWN Waveforms (Phase-Locked Condition)	8-20			

Figure	Page	Figure	Page
8-E-1. Schematic Diagram, Controller Interface (03335-66512) A10	8-E-3/8-E-4	8-M-2. Schematic Diagram, Level Control (03335-66538) A6	8-M-11/8-M-12
8-F-1. Schematic Diagram, Power Supply (03335-66514) A14, Pass Transistor (03335-66516) A15	8-F-5/8-F-6	8-M-3. Block Diagram, Output Amplifier (03335-66538) A6	8-M-13/8-M-14
8-G-1. Schematic Diagram, Temperature Stabilized Oscillator (03335-66522, 03335-66517) A17, A18	8-G-3/8-G-4	8-M-4. Block Diagram, Level Control (03335-66538) A6	8-M-15/8-M-16
8-H-1. Schematic Diagram, Reference (03335-66505) A3	8-H-7/8-H-8	8-N-1. Tweezer Modification	8-N-1
8-H-2. Block Diagram, Reference (03335-66505) A3	8-H-9/8-H-10	8-N-2. A25 Attenuator	8-N-3
8-I-1. Schematic Diagram, N Step Loop (03335-66501) A9	8-I-7/8-I-8	8-N-3. Printed Circuit Board Components	8-N-4
8-I-2. Block Diagram, N Step Loop (03335-66501) A9	8-I-9/8-I-10	8-N-4. Attenuator Pads Activated by Digit Keys (Pin C on Controller Board Having Been Momentarily Grounded)	8-N-6
8-J-1. Simplified Block Diagram	8-J-2	8-N-5. Armature Plate Gaps	8-N-8
8-J-2. A5L7 Adjustment Waveform	8-J-3	8-N-6. Bottom Armature Plates	8-N-8
8-J-3. Schematic Diagram, Fractional-N Digital (03335-66503) A4	8-J-13/8-J-14	8-N-7. Pushrod Wear Patterns	8-N-9
8-J-4. Schematic Diagram, Fractional-N Analog (03335-66504) A5	8-J-15/8-J-16	8-N-8. Attenuator Pad Removal (1)	8-N-10
8-J-5. Block Diagram, Fractional-N Loop (03335-66503, 03335-66504) A4, A5	8-J-17/8-J-18	8-N-9. Connector Installation	8-N-12
8-K-1. Schematic Diagram, Summation Loop (03335-66532) A8	8-K-7/8-K-8	8-N-10. Attenuator Driver Repair	8-N-13
8-K-2. Block Diagram, Summation Loop (03335-66532) A8	8-K-9/8-K-10	8-N-11. Attenuator Driver Assembly Removal	8-N-13
8-L-1. Schematic Diagram, Divider-Filter (03335-66536) A2 Mixer (03335-66507) A7	8-L-11/8-L-12	8-N-12. Pushrod Placement	8-N-14
8-L-2. Block Diagram, Divider-Filter (03335-66536) A2, Mixer (03335-66507) A7	8-L-13/8-L-14	8-N-13. Attenuator Wash	8-N-15/8-N-16
8-M-1. Schematic Diagram, Output Amplifier (03335-66538) A6	8-M-9/8-M-10	8-N-14. Attenuator Troubleshooting Tree	8-N-17/8-N-18
		8-N-14. Attenuator Troubleshooting Tree (cont'd)	8-N-17/8-N-18A
		8-N-15. Schematic Diagram Attenuator (5060-9596) and Options 002 (03335-66519), 003 (03335-66521) and 004 (03335-66519)	8-N-23/8-N-24
		8-O-1. TS Flowchart, Section Level Troubleshooting	8-O-5/8-O-6
		8-O-2. Block Diagram, Instrument Functional Block Diagram	8-O-7/8-O-8
		8-O-3. Module Set-up Procedure	8-O-2
		8-O-4. Mother Board Locations for Set-Up Procedure	8-O-2
		8-O-5. Module Position	8-O-3