

1 HP 37717B Jitter Operating Features

Introduction to Jitter	1-1
HP 37717B Jitter Measurement	1-2
Option UHN [US9] PDH Jitter Measurement	1-2
Option A3L [A3M] PDH & STM-1 Electrical Jitter Measurements	1-3
Option A3V [A3W] PDH & STM-1 Optical & Electrical Jitter Measurements	1-4
Option A3N [A3P] PDH, STM-1 Electrical & Optical & STM-4 Optical Jitter Measurements	1-5
Option A3K [A3Q] Jitter & Wander Generator	1-6
Option 140 [141] Extended Jitter Generator	1-7
HP 37717B Jitter Features	1-8
Jitter Generation	1-8
Jitter Tolerance	1-10
Automatic Jitter Transfer	1-11
Wander Generation	1-12
Jitter Measurement	1-15
Jitter Transfer (Options A3L [A3M], A3V [A3W], A3N [A3P])	1-17
Jitter Transfer Calibration	1-19
Jitter Transfer measurement	1-21

2 Jitter Testing with the HP 37717B

Multiplexer Jitter Tolerance	2-1
Application	2-1
Default (Known State) Settings	2-1
Run the Test (Jitter Tolerance)	2-4
Wander and Slips	2-6
Application	2-6
Default (Known State) Settings	2-6
Wander and Slips Test Setup Procedure	2-6
Run the Test (Wander and Slips)	2-9

TABLE OF CONTENTS

	Page		Page
LIST OF ILLUSTRATIONS	iii	WAVEFORM PROCESSOR	
LIST OF TABLES	v	SYSTEM	3-22
OPERATORS SAFETY SUMMARY	vi	FRONT PANEL PROCESSOR	3-28
SERVICING SAFETY SUMMARY	vii	FRONT PANEL CONTROLS	3-30
Section 1 SPECIFICATION		SYSTEM DAC AND ACQUISITION	
INTRODUCTION	1-1	CONTROL REGISTERS	3-31
PERFORMANCE CONDITIONS	1-2	SYSTEM DAC (cont) AND	
Section 2 PREPARATION FOR USE		AUXILIARY FRONT PANEL	3-33
SAFETY	2-1	SYSTEM CLOCKS	3-35
LINE VOLTAGE SELECTION	2-1	TIME BASE CONTROLLER	
LINE FUSE	2-1	AND ACQUISITION MEMORY	3-39
POWER CORD	2-3	ATTENUATORS AND	
INSTRUMENT COOLING	2-3	PREAMPLIFIERS	3-43
START-UP	2-3	PEAK DETECTORS AND	
POWER-DOWN	2-4	CCD/CLOCK DRIVERS	3-45
REPACKAGING FOR SHIPMENT	2-4	TRIGGERS AND PHASE CLOCKS	3-51
Section 3 THEORY OF OPERATION		JITTER CORRECTION RAMPS	3-56
SECTION ORGANIZATION	3-1	TRIGGER HOLDOFF, JITTER	
INTEGRATED CIRCUIT		COUNTERS, AND CALIBRATOR	3-58
DESCRIPTIONS	3-1	CCD OUTPUT	3-61
SIMPLIFIED BLOCK DIAGRAM		A/D CONVERTER AND	
DESCRIPTION	3-2	ACQUISITION LATCHES	3-62
DETAILED BLOCK DIAGRAM		DISPLAY AND ATTRIBUTES	
DESCRIPTION	3-8	MEMORY	3-63
INTRODUCTION	3-8	DISPLAY CONTROL	3-66
INPUT SIGNAL CONDITIONING		DISPLAY OUTPUT	3-73
AND ANALOG SAMPLING	3-8	HIGH VOLTAGE POWER	
ACQUISITION PROCESS		SUPPLY AND CRT	3-75
AND CONTROL	3-10	SYSTEM I/O	3-80
DATA CLOCKING TO		VIDEO OPTION	3-84
ACQUISITION MEMORY	3-10	LOW VOLTAGE POWER SUPPLY	3-92
ANALOG DATA CONDITIONING		LOW VOLTAGE REGULATORS	3-98
AND A/D CONVERSION	3-11	Section 4 PERFORMANCE CHECK AND	
ACQUISITION PROCESSING		FUNCTIONAL VERIFICATION	
AND DISPLAY	3-12	PROCEDURE	
DETAILED CIRCUIT		INTRODUCTION	4-1
DESCRIPTION	3-15	PREPARATION	4-1
SYSTEM PROCESSOR	3-15	INITIAL SETUP	4-4
		VERTICAL SYSTEM	4-6
		TRIGGERING SYSTEMS	4-18

TABLE OF CONTENTS (cont)

	Page		Page
HORIZONTAL SYSTEM	4-26	TRANSISTORS AND	
ADDITIONAL VERIFICATIONS		INTEGRATED CIRCUITS.....	6-14
AND CHECKS	4-29	SOLDERING TECHNIQUES	6-14
Section 5 ADJUSTMENT PROCEDURE		REMOVAL AND REPLACEMENT	
INTRODUCTION	5-1	PROCEDURE	6-15
CALIBRATION SEQUENCE AND		DIAGNOSTICS AND	
PARTIAL PROCEDURES	5-1	INTERNAL CALIBRATION	
WARM-UP TIME REQUIREMENT	5-1	ROUTINES	6-25
PRESERVATION OF		INTRODUCTION.....	6-25
INSTRUMENT		OVERVIEW.....	6-25
CALIBRATION.....	5-2	CALIBRATION ROUTINES.....	6-25
INTERNAL ADJUSTMENTS.....	5-3	DIAGNOSTIC ROUTINES.....	6-27
SELF CALIBRATION	5-11	DIAGNOSTICS OPERATION	
EXTERNAL CALIBRATION	5-12	VIA THE GPIB INTERFACE.....	6-34
		DIAGNOSTIC PROCEDURES	6-35
Section 6 MAINTENANCE		Section 7 OPTIONS AND ACCESSORIES	
INSTRUMENT CALIBRATION.....	6-1	OPTIONS DESCRIPTION	7-1
NATIONAL BUREAU OF		OPTIONS A1-A5—INTERNATIONAL	
STANDARDS TRACEABILITY	6-2	POWER CORDS	7-1
VOIDING CALIBRATION.....	6-2	OPTION 1R RACKMOUNTING.....	7-1
STATIC-SENSITIVE COMPONENTS.....	6-3	OPTION 03—WORD	
PREVENTIVE MAINTENANCE.....	6-4	RECOGNIZER PROBE	7-2
INTRODUCTION.....	6-4	OPTION 05—VIDEO OPTION	7-2
GENERAL CARE.....	6-4	OPTION 11—PROBE POWER.....	7-2
INSPECTION AND CLEANING.....	6-4	STANDARD ACCESSORIES.....	7-2
LUBRICATION.....	6-6	RACKMOUNTING ACCESSORIES.....	7-2
SEMICONDUCTOR CHECKS.....	6-6	OPTIONAL ACCESSORIES.....	7-2
PERIODIC READJUSTMENT	6-6		
TROUBLESHOOTING.....	6-7	Section 8 REPLACEABLE ELECTRICAL PARTS	
INTRODUCTION.....	6-7	Section 9 DIAGRAMS	
TROUBLESHOOTING AIDS	6-7	Section 10 REPLACEABLE MECHANICAL PARTS	
TROUBLESHOOTING		INDEX	
EQUIPMENT.....	6-9	CHANGE INFORMATION	
TROUBLESHOOTING		Diagnostic and Troubleshooting Information:	
TECHNIQUES.....	6-9	Diagnostics	6-25
CORRECTIVE MAINTENANCE.....	6-11	Diagnostic Operation	6-30
INTRODUCTION.....	6-11	Diagnostic Procedures.....	6-32
MAINTENANCE PRECAUTIONS.....	6-11	2432 Troubleshooting Procedures Table	6-35
OBTAINING REPLACEMENT		Video Option Troubleshooting Table	6-99
PARTS	6-11	Troubleshooting Charts	Section 9
SELECTABLE COMPONENTS.....	6-12		
MAINTENANCE AIDS	6-12		
INTERCONNECTIONS	6-12		

LIST OF ILLUSTRATIONS

Figure		Page
1-1	Dimensional drawing	1-22
2-1	LINE VOLTAGE SELECTOR, line fuse, and power cord receptacle	2-1
3-1	Simplified block diagram	3-3
3-2	Simplified Memory Map	3-18
3-3	System Clock waveforms	3-37
3-4	Simplified Peak Detector block diagram	3-47
3-5	Simplified CCD architecture	3-49
3-6	Trigger Logic Array Control Data Byte	3-53
3-7	Jitter correction waveforms	3-57
3-8	Readout State Machine flow chart	3-71
3-9	Vertical Vector Generator	3-73
3-10	DC Restorer	3-78
3-11	GPIO data flow diagram	3-81
3-12	GPIO three-wire handshake state diagram	3-82
3-13	Video Option waveforms	3-87
3-14	Video Option field-sync identification	3-88
3-15	PWM Regulator and Inverter	3-94
3-16	PWM switching waveforms	3-96
5-1	Adjustment locations for Displays 4 through 6	5-4
5-2	Display 5—Vertical and Horizontal Gain, Offset, and Vector Compensation adjustments pattern	5-5
5-3	Display 6—Integrator Time adjustment pattern	5-7
6-1	Multipin connector	6-8
6-2	Circuit board Location	6-16
6-3	Installation sequence for installing the CRT frame screws	6-23
6-4	Trigger LED binary coding for diagnostic tests	6-29
6-5	Main EXT DIAG Menu	6-30
6-6	Initial troubleshooting chart	6-36
6-7	Mux Test waveforms	6-41
6-8	Typical Register test waveforms	6-54
6-9	Front Panel μ P diagnostics test	6-78
6-10	System μ P data bit D7 in the Bus Isolate mode	6-100

LIST OF ILLUSTRATIONS (cont)

Page

9-1	Color codes for resistors and capacitors.
9-2	Semiconductor lead configurations.
9-3	Locating components on schematic diagrams and circuit board illustrations.
9-4a	Detailed 2432 Block Diagram.
9-4b	Detailed 2432 Block Diagram (cont).
9-5	A12—Processor Board.
9-6	A13—Side Board.
9-7	A14—Front Panel Board.
9-8	A10—Main Board.
9-9	A11—Timebase/Display Board.
9-10	A17—High Voltage Board.
9-11	A16—Low Voltage Power Supply Board.

LIST OF TABLES

Table		Page
1-1	Electrical Characteristics	1-5
1-2	Environmental Characteristics	1-17
1-3	Mechanical Characteristics	1-19
1-4	Option 05 (TV Trigger) Electrical Characteristics	1-20
2-1	Voltage, Fuse, and Power-Cord Data	2-2
3-1	Host Memory-Mapped I/O	3-20
3-2	Processor Control Register Functions	3-21
3-3	Processor Miscellaneous Register (PMREG) Output Functions	3-22
3-4	Waveform μ P Address Decoding	3-27
3-5	Trigger Logic Array Addresses (6080h-6087h)	3-52
3-6	REF4/5 Frequency for Each SEC/DIV Setting	3-54
3-7	Phase Clock Array Control Lines (CC3 through CC0)	3-55
3-8	Holdoff Delay Range for Current Source vs Charging Capacitor Combinations	3-59
3-9	Side Board Address Decoding	3-61
4-1	Test Equipment Required	4-2
4-2	Accuracy Limits CH 1 and CH 2 CURSOR VOLTS Readout and A and B TRIGGER LEVEL Readouts	4-10
4-3	Minimum Display Level for CH 1 or CH 2 Triggering	4-19
4-4	Minimum Signal Level for EXT1 or EXT2 Triggering	4-21
6-1	Relative Susceptibility to Static-Discharge Damage	6-3
6-2	External Inspection Check List	6-5
6-3	Internal Inspection Check List	6-6
6-4	Power Supply Voltage and Ripple Limits	6-10
6-5	Maintenance Aids	6-13
6-6	2432 Troubleshooting Procedures	6-37
6-7	Video Option Troubleshooting	6-102
6-8	INIT PANEL States	6-106