

16K X20C16 2K x 8 Bit

High Speed AUTOSTORE™ NOVRAM

FEATURES

- Fast Access Time: 35ns, 45ns, 55ns
- High Reliability
 - —Endurance: 1,000,000 Nonvolatile Store Operations
- -Retention: 100 Years Minimum
- AUTOSTORE™ NOVRAM
 - Automatically Stores RAM Data Into the E²PROM Array When V_{CC} Low Threshold is Detected
 - —User Enabled Option
 - -Open Drain AUTOSTORE Status Output Pin
- Power-on Recall
 - —E²PROM Data Automatically Recalled Into RAM Upon Power-up
- Software Data Protection
 - —Locks Out Inadvertent Store Operations
- Low Power CMOS
 - —Standby: 250μA
- Infinite E²PROM Array Recall, and RAM Read and Write Cycles


DESCRIPTION

The Xicor X20C16 is a 2Kx8NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (E²PROM) and the AUTOSTORE feature which automatically saves the RAM contents to E²PROM at power-down. The X20C16 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin. The X20C16 features a compatible JEDEC approved pinout for byte-wide memories, for industry standard RAMs, ROMs, EPROMs, and E²PROMs.

The NOVRAM design allows data to be easily transferred from RAM to E²PROM (store) and E²PROM to RAM (recall). The store operation is completed in 5ms or less and the recall operation is completed in 10µs or less. An automatic array recall operation reloads the contents of the E²PROM into RAM upon power-up.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from E²PROM, and a minimum 1,000,000 store operations to the E²PROM. Data retention is specified to be greater than 100 years.

PIN CONFIGURATION



AUTOSTORE™ NOVRAM is a trademark of Xicor, Inc.

Characteristics subject to change without notice

PIN DESCRIPTIONS

Addresses (A₀-A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of \overline{CE} , \overline{WE} , or \overline{NE} .

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X20C16 through the I/O pins. The I/O pins are placed in the high impedance state when either \overline{CE} or \overline{OE} is HIGH or when \overline{NE} is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to the static RAM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls the recall function to the E^2 PROM array.

AUTOSTORE Output (AS)


 $\overline{\text{AS}}$ is an open drain output which, when asserted indicates V_{CC} has fallen below the AUTOSTORE threshold (V_{ASTH}). $\overline{\text{AS}}$ may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microcontroller.

PIN NAMES

| Symbol | Description |
|------------------------------------|--------------------|
| A0-A10 | Address Inputs |
| I/O ₀ –I/O ₇ | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| NE | Nonvolatile Enable |
| ĀS | AUTOSTORE Output |
| Vcc | +5V |
| Vss | Ground |
| NC | No Connect |

3826 PGM T01

FUNCTIONAL DIAGRAM



DEVICE OPERATION

The $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$, and $\overline{\text{NE}}$ inputs control the X20C16 operation. The X20C16 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ is HIGH, or when $\overline{\text{NE}}$ is LOW.

RAM Operations

RAM read and write operations are performed as they would be with any static RAM. A read operation requires \overline{CE} and \overline{OE} to be LOW with \overline{WE} and \overline{NE} HIGH. A write operation requires \overline{CE} and \overline{WE} to be LOW with \overline{NE} HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X20C16.

Memory Transfer Operations

There are two memory transfer operations: a recall operation whereby the data stored in the E²PROM array is transferred to the RAM array; and a store operation which causes the entire contents of the RAM array to be stored in the E²PROM array.

Recall operations are performed automatically upon power-up and under host system control when $\overline{\text{NE}}$, $\overline{\text{OE}}$ and $\overline{\text{CE}}$ are LOW and $\overline{\text{WE}}$ is HIGH. The recall operation takes a maximum of $5\mu s$.

SDP (Software Data Protection)

There are two methods of initiating a store operation. The first is the software store command. This command takes the place of the hardware store employed on the X20C04. This command is issued by entering into the special command mode: $\overline{\text{NE}}$, $\overline{\text{CE}}$, and $\overline{\text{WE}}$ strobe LOW while at the same time a specific address and data combination is sent to the device. This is a three step operation: the first address/data combination is 555[H]/AA[H]; the second combination is 2AA[H]/55[H]; and the final command combination is 555[H]/33[H]. This sequence of pseudo write operations will immediately initiate a store operation. Refer to the software command timing diagrams for details on set and hold times for the various signals.

The second method of storing data is with the AUTOSTORE command. When enabled, data is auto-

matically stored from the RAM into the E^2PROM array whenever V_{CC} falls below the preset Autostore threshold. This feature is enabled by performing the first two steps for the software store with the command combination being 555[H]/CC[H].

The AUTOSTORE feature is disabled by issuing the three step command sequence with the command combination being 555[H]/CD[H]. The AUTOSTORE feature will also be reset if V_{CC} falls below the power-up reset threshold (approximately 3.5V) and is then raised back into the operation range.


Write Protection

The X20C16 supports two methods of protecting the nonvolatile data.

- —If after power-up the AUTOSTORE feature is not enabled, no AUTOSTORE can occur.
- — V_{CC} Sense All functions are inhibited when V_{CC} is $\leq 3.0 V$ typical.

SYMBOL TABLE

The following symbol table provides a key to understanding the conventions used in the device timing diagrams. The diagrams should be used in conjunction with the device timing specifications to determine actual device operation and performance, as well as device suitability for user's application.



ABSOLUTE MAXIMUM RATINGS*

| Temperature under Bias65°C to +135°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on any Pin with |
| Respect to V _{SS} 1V to +7V |
| D.C. Output Current |
| Lead Temperature (Soldering, 10 seconds) 300°C |

RECOMMENDED OPERATING CONDITIONS

| Temperature | Min. | Max. |
|-------------|-------|--------|
| Commercial | 0°C | +70°C |
| Industrial | -40°C | +85°C |
| Military | −55°C | +125°C |

3826 PGM T02.1

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Supply Voltage | Limits |
|----------------|---------|
| X20C16 | 5V ±10% |

3826 PGM T03.1

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| | | | Limits | | |
|---------------------------------|--|------|----------------|-------|--|
| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| I _{CC1} | V _{CC} Current (Active) | | 100 | mA | $\overline{NE} = \overline{WE} = V_{IH}, \overline{CE} = \overline{OE} = V_{IL}$ Address Inputs = 0.4V/2.4V Levels @ f = 20MHz All I/Os = Open |
| I _{CC2} | V _{CC} Current During Store | | 5 | mA | All Inputs = V _{IH} |
| I _{CC3} ⁽²⁾ | V _{CC} Current During AUTOSTORE | | 2.5 | mA | All I/Os = Open |
| I _{SB1} | V _{CC} Standby Current (TTL Input) | | 10 | mA | CE = V _{IH,} All Other Inputs = V _{IH} All I/Os = Open |
| I _{SB2} | V _{CC} Standby Current (CMOS Input) | | 250 | μА | All Inputs = $V_{CC} - 0.3V$ All I/Os = Open |
| ILI | Input Leakage Current | | 10 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| I _{LO} | Output Leakage Current | | 10 | μΑ | $V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$ |
| V _{IL} (1) | Input LOW Voltage | -1 | 0.8 | V | |
| V _{IH} (1) | Input HIGH Voltage | 2 | $V_{CC} + 0.5$ | V | |
| V _{OL} | Output LOW Voltage | | 0.4 | V | I _{OL} = 4mA |
| V _{OLAS} | AUTOSTORE Output | | 0.4 | V | I _{OLAS} = 1mA |
| V _{OH} | Output HIGH Voltage | 2.4 | | V | $I_{OH} = -4mA$ |

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------------|------|--------------|
| t _{PUR} (2) | Power-Up to RAM Operation | 100 | μs |
| t _{PUW} (2) | Power-Up to Nonvolatile Operation | 5 | ms |
| | | · | 3826 PGM T05 |

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$.

Symbol Test Max. Units **Conditions** $C_{I/O}(2)$ Input/Output Capacitance 10 рF $V_{I/O} = 0V$ $C_{IN}^{(2)}$ Input Capacitance 6 рF

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

3826 PGM T04.3

 $V_{IN} = 0V$ 3826 PGM T06.1

ENDURANCE AND DATA RETENTION

| Parameter | Min. | Units |
|----------------|-----------|----------------------|
| Endurance | 100,000 | Data Changes Per Bit |
| Store Cycles | 1,000,000 | Store Cycles |
| Data Retention | 100 | Years |


3826 PGM T07.1

MODE SELECTION

| CE | WE | NE | ŌĒ | Mode | I/O | Power |
|----|----|----|----|------------------|-----------------|---------|
| Н | Х | Х | Х | Not Selected | Output High Z | Standby |
| L | Н | Н | L | Read RAM | Output Data | Active |
| L | L | Н | Н | Write "1" RAM | Input Data High | Active |
| L | L | Н | Н | Write "0" RAM | Input Data Low | Active |
| L | Н | L | L | Array Recall | Output High Z | Active |
| L | L | L | Н | Software Command | Input Data | Active |
| L | Н | Н | Н | Output Disabled | Output High Z | Active |
| L | L | L | L | Not Allowed | Output High Z | Active |
| L | Н | L | Н | No Operation | Output High Z | Active |

3826 PGM T09

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3V |
|--------------------|----------|
| Input Rise and | |
| Fall Times | 5ns |
| Input and Output | |
| Timing Levels | 1.5V |


3826 PGM T08.1

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified) **Read Cycle Limits**

| | | X20C16-35 -40 to +85°C | | | | X20C16-55 | | |
|----------------------|------------------------------------|---------------------------|------|------|------|-----------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{CE} | Chip Enable Access Time | | 35 | | 45 | | 55 | ns |
| t _{AA} | Address Access Time | | 35 | | 45 | | 55 | ns |
| toE | Output Enable Access Time | | 20 | | 25 | | 30 | ns |
| t _{LZ} (3) | Chip Enable to Output in Low Z | 0 | | 0 | | 0 | | ns |
| t _{OLZ} (3) | Output Enable to Output in Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZ} (3) | Chip Disable to Output in High Z | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| t _{OHZ} (3) | Output Disable to Output in High Z | 0 | 15 | 0 | 20 | 0 | 25 | ns |
| t _{OH} | Output Hold From Address Change | 0 | | 0 | | 0 | | ns |

3826 PGM T10

Read Cycle




Note: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with $C_L = 5pF$, from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outptus are no longer driven.

Write Cycle Limits

| | | X20C16-35 X20C16-45 | | X20C16-55 | | | | |
|---------------------|-----------------------------------|---------------------|------|-----------|------|------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{CW} | Chip Enable to End of Write Input | 30 | | 35 | | 40 | | ns |
| t _{AS} | Address Setup Time | 0 | | 0 | | 0 | | ns |
| t _{WP} | Write Pulse Width | 30 | | 35 | | 40 | | ns |
| t _{WR} | Write Recovery Time | 0 | | 0 | | 0 | | ns |
| t _{DW} | Data Setup to End of Write | 15 | | 20 | | 25 | | ns |
| t _{DH} | Data Hold Time | 3 | | 3 | | 3 | | ns |
| $t_{WZ}^{(4)}$ | Write Enable to Output in High Z | | 15 | | 20 | | 25 | ns |
| t _{OW} (4) | Output Active from End of Write | 5 | | 5 | | 5 | | ns |
| t _{OZ} (4) | Output Enable to Output in High Z | | 15 | | 20 | | 25 | ns |


3826 PGM T11

$\overline{\text{WE}}$ Controlled Write Cycle



Note: (4) $t_{WZ},\,t_{OW},\,t_{OZ}$ are periodically sampled and not 100% tested.

$\overline{\text{CE}}$ Controlled Write Cycle




ARRAY RECALL CYCLE LIMITS

| | | X20C16-35 | | X20C16-45 | | X20C16-55 | | |
|----------------------|---|-----------|------|-----------|------|-----------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{RCC} | Array Recall Cycle Time | | 10 | | 10 | | 10 | μs |
| t _{RCP} (5) | Recall Pulse Width to InitiateRecall | 0.6 | 1000 | 40 | 1000 | 50 | 1000 | ns |
| t _{RWE} | WE Setup Time to NE | 0 | | 0 | | 0 | | ns |

3826 PGM T13

Array Recall Cycle




Note: (5) The Recall Pulse Width (t_{RCP}) is a minimum time that \overline{NE} , \overline{OE} and \overline{CE} must be LOW simultaneously to insure data integrity, \overline{NE} and \overline{CE} .

Software Command Timing Limits

| | | X20C16-35 | | X20C16-45 | | X20C16-55 | | |
|-----------------------|--|-----------|------|-----------|------|-----------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{STO} | Store Cycle Time | | 5 | | 5 | | 5 | ms |
| t _{SP} (6) | Store Pulse Width | 30 | | 40 | | 50 | | ns |
| t _{SPH} | Store Pulse Hold Time | 35 | | 45 | | 55 | | ns |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{AS} | Address Setup Time | 0 | | 0 | | 0 | | ns |
| t _{AH} | Address Hold time | 0 | | 0 | | 0 | | ns |
| t _{DS} | Data Setup Time | 15 | | 20 | | 25 | | ns |
| t _{DH} | Data Hold Time | 3 | | 3 | | 3 | | ns |
| t _{SOE} (7) | OE Disable to Store Function | 20 | | 20 | | 20 | | ns |
| t _{OEST} (7) | Output Enable from End of Store | 10 | | 10 | | 10 | | ns |
| t _{NHZ} (7) | Nonvolatile Enable to Output in High Z | | 15 | | 20 | | 25 | ns |
| t _{NES} | NE Setup Time | 5 | | 5 | | 5 | | ns |
| t _{NEH} | NE Hold Time | 5 | | 5 | | 5 | | ns |

3826 PGM T12.2


$\overline{\text{CE}}$ Controlled Software Command Sequence



Note: (6) The Store Pulse Width (t_{SP}) is a minimum time that \overline{NE} , \overline{WE} and \overline{CE} must be LOW simultaneously.

(7) t_{SOE}, t_{OEST} and t_{NHZ} are periodically sampled and not 100% tested.

WE Controlled Software Command Sequence




AUTOSTORE Feature

The AUTOSTORE feature automatically saves the contents of the X20C16's static RAM to the on-board bit-forbit shadow E2PROM at power-down. This circuitry insures that no data is lost during accidental power-downs or general system crashes, and is ideal for microprocessor caching systems, embedded software systems, and general system back-up memory.

The AUTOSTORE instruction (EAS) to the SDP register sets the AUTOSTORE enable latch, allowing the X20C16 to automatically perform a store operation whenever V_{CC} falls below the AUTOSTORE threshold (V_{ASTH}). V_{CC} must remain above the AUTOSTORE Cycle End Voltage (V_{ASEND}) for the duration of the store cycle (t_{ASTO}). The detailed timing for this feature is illustrated in the AUTOSTORE timing diagram, below. Once the AUTOSTORE cycle is initiated, all other device functions are inhibited.

AUTOSTORE CYCLE Timing Diagrams




AUTOSTORE CYCLE LIMITS


| | | X20C16 | | |
|--------------------|-----------------------------|--------|------|-------|
| Symbol | Parameter | Min. | Max. | Units |
| t _{ASTO} | AUTOSTORE Cycle Time | | 2.5 | ms |
| V _{ASTH} | AUTOSTORE Threshold Voltage | 4.0 | 4.3 | V |
| V _{ASEND} | AUTOSTORE Cycle End Voltage | 3.5 | | V |

3826 PGM T15

SDP (Software Data Protection)



Store State Diagram




SOFTWARE DATA PROTECTION COMMANDS


| | Command | Data |
|-----|------------------|-------|
| EAS | Enable AUTOSTORE | CC[H] |
| RAS | Reset AUTOSTORE | CD[H] |
| SS | Software Store | 33[H] |


3826 PGM T14.1

NOTES

28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D










NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P








NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E



NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NTL ±0.005 (0.127)


32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J





NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

28-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S








NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES
- 3. BACK EJECTOR PIN MARKED "KOREA"
- 4. CONTROLLING DIMENSION: INCHES (MM)

32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) TYPE T




NOTE:

1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

3926 ILL F38.1

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness tor any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

US. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its satety or effectiveness.